The Community for Technology Leaders
Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO) (2011)
Chamonix, France
Apr. 2, 2011 to Apr. 6, 2011
ISBN: 978-1-61284-356-8
TABLE OF CONTENTS
Papers

Sponsors (PDF)

pp. xii

Keynote I: The language, optimizer, and tools mess (PDF)

Erik Altman , IBM T. J. Watson Research Center
pp. xxx

MAO -- An extensible micro-architectural optimizer (Abstract)

Martin Thuresson , Google 1600 Amphitheatre Parkway, Mountain View, CA, 94043
Easwaran Raman , Google 1600 Amphitheatre Parkway, Mountain View, CA, 94043
Robert Hundt , Google 1600 Amphitheatre Parkway, Mountain View, CA, 94043
Neil Vachharajani , Google 1600 Amphitheatre Parkway, Mountain View, CA, 94043
pp. 1-10

Phase-based tuning for better utilization of performance-asymmetric multicore processors (Abstract)

Hridesh Rajan , Dept. of Computer Science, Iowa State University, Ames, IA 50011
Tyler Sondag , Dept. of Computer Science, Iowa State University, Ames, IA 50011
pp. 11-20

Dynamic register promotion of stack variables (Abstract)

Chenggang Wu , Graduate University of Chinese Academy of Sciences, Beijing, China
Wei-Chung Hsu , Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan
Jianjun Li , Key Laboratory of Computer System and Architecture, Institute of Computing, Technology, Chinese Academy of Sciences, Beijing, China
pp. 21-31

Link-time optimization for power efficiency in a tagless instruction cache (Abstract)

Sandro Bartolini , Faculty of Engineering, University of Siena, Italy
Timothy M. Jones , School of Informatics, University of Edinburgh, United Kingdom, Sandro Bartolini, Faculty of Engineering, University of Siena, Italy
Jonas Maebe , ELIS Department, Ghent University, Belgium, Dominique Chanet, Gateway Architecture Group, Technicolor, Belgium
Dominique Chanet , Gateway Architecture Group, Technicolor, Belgium
pp. 32-41

The runtime abort graph and its application to software transactional memory optimization (Abstract)

Prithviraj Banerjee , Hewlett-Packard Laboratories, USA
Robert S. Schreiber , Hewlett-Packard Laboratories, USA
Hans-J. Boehm , Hewlett-Packard Laboratories, USA
Dhruva R. Chakrabarti , Hewlett-Packard Laboratories, USA
Pramod G. Joisha , Hewlett-Packard Laboratories, USA
pp. 42-53

LAR-CC: Large atomic regions with conditional commits (Abstract)

Mauricio Breternitz , Advanced Software and Analytics, Technology Group - AMD
Cheng Wang , Programming Systems Lab, Intel Labs
Youfeng Wu , Programming Systems Lab, Intel Labs
Edson Borin , Institute of Computing, University of Campinas
pp. 54-63

Runtime automatic speculative parallelization (Abstract)

Ben Hertzberg , Dept. of Electrical Engineering, Stanford University
Kunle Olukotun , Dept. of Electrical Engineering, Stanford University
pp. 64-73

Dynamically accelerating client-side web applications through decoupled execution (Abstract)

Mojtaba Mehrara , University of Michigan, Ann Arbor
Scott Mahlke , University of Michigan, Ann Arbor
pp. 74-84

Language and compiler support for auto-tuning variable-accuracy algorithms (Abstract)

Yee Lok Wong , Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA
Jason Ansel , Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA
Cy Chan , Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA
Marek Olszewski , Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA
Saman Amarasinghe , Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA
Alan Edelman , Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA
pp. 85-96

Automated programmable control and parameterization of compiler optimizations (Abstract)

Qing Yi , University of Texas at San Antonio
pp. 97-106

Extendable pattern-oriented optimization directives (Abstract)

Huimin Cui , Institute of Computing Technology, Chinese Academy of Sciences, China
Xiaobing Feng , Institute of Computing Technology, Chinese Academy of Sciences, China
Yang Yang , Institute of Computing Technology, Chinese Academy of Sciences, China
Dongrui Fan , Institute of Computing Technology, Chinese Academy of Sciences, China
Jingling Xue , School of Computer Science and Engineering, University of New South Wales, Australia
Lei Wang , Institute of Computing Technology, Chinese Academy of Sciences, China
pp. 107-118

Predictive modeling in a polyhedral optimization space (Abstract)

Louis-Noel Pouche , The Ohio State University
Albert Cohen , INRIA Saclay - Île-de-France
John Cavazos , University of Delaware
Eunjung Park , University of Delaware
P. Sadayappan , The Ohio State University
pp. 119-129

Automatic parallelization of fine-grained meta-functions on a chip multiprocessor (Abstract)

James Tuck , Department of Electrical & Computer Engineering, North Carolina State University
Sanghoon Lee , Department of Electrical & Computer Engineering, North Carolina State University
pp. 130-140

Whole-function vectorization (Abstract)

Ralf Karrenberg , Saarland University
Sebastian Hack , Saarland University
pp. 141-150

Vapor SIMD: Auto-vectorize once, run everywhere (Abstract)

Ayal Zaks , IBM Haifa Research Lab, Haifa, Israel - HiPEAC
Albert Cohen , INRIA Saclay - Île-de-France, Orsay, France - HiPEAC
Kevin Williams , INRIA Rennes - Bretagne Atlantique, Rennes, France - HiPEAC
Dorit Nuzman , IBM Haifa Research Lab, Haifa, Israel - HiPEAC
Sergei Dyshel , IBM Haifa Research Lab, Haifa, Israel - HiPEAC
Ira Rosen , IBM Haifa Research Lab, Haifa, Israel - HiPEAC
David Yuste , INRIA Rennes - Bretagne Atlantique, Rennes, France - HiPEAC
Erven Rohou , INRIA Rennes - Bretagne Atlantique, Rennes, France - HiPEAC
pp. 151-160

On-chip cache hierarchy-aware tile scheduling for multicore machines (Abstract)

Wei Ding , Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA 16802, USA
Yuanrui Zhang , Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA 16802, USA
Mahmut Kandemir , Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA 16802, USA
Jun Liu , Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA 16802, USA
pp. 161-170

Pinpointing data locality problems using data-centric analysis (Abstract)

Xu Liu , Dept. of Computer Science MS 132, Rice University, P.O. Box 1892, Houston, TX 77251-1892
John Mellor-Crummey , Dept. of Computer Science MS 132, Rice University, P.O. Box 1892, Houston, TX 77251-1892
pp. 171-180

Automated locality optimization based on the reuse distance of string operations (Abstract)

Raksit Ashok , Google India Pvt. Ltd., No. 3, RMZ Infinity - Tower E, Old Madras Road, Bangalore, 560 016, India
Silvius Rus , Google Inc. 1600 Amphitheatre Parkway Mountain View, CA 94043
David Xinliang Li , Google Inc., 1600 Amphitheatre Parkway, Mountain View, CA 94043
pp. 181-190

Neighborhood-aware data locality optimization for NoC-based multicores (Abstract)

Mahmut Kandemir , Department of Computer Science and Engineering, The Pennsylvania State University, University Park, USA
Yuanrui Zhang , Department of Computer Science and Engineering, The Pennsylvania State University, University Park, USA
Taylan Yemliha , Department of Computer Science, Syracuse University, USA
Jun Liu , Department of Computer Science and Engineering, The Pennsylvania State University, University Park, USA
pp. 191-200

Acculock: Accurate and efficient detection of data races (Abstract)

Xinwei Xie , Programming Languages and Compilers Group, School of Computer Science and Engineering, University of New South Wales NSW, Australia 2052
Jingling Xue , Programming Languages and Compilers Group, School of Computer Science and Engineering, University of New South Wales NSW, Australia 2052
pp. 201-212

Practical memory checking with Dr. Memory (Abstract)

Qin Zhao , Massachusetts Institute of Technology
pp. 213-223

Intel's Array Building Blocks: A retargetable, dynamic compiler and embedded language (Abstract)

Zhi Gang Wang , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Chris J. Newburn , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Peng Guo , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Michael McCool , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Zhanglin Liu , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Gansha Wu , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Zhao Hui Du , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Anwar Ghuloum , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Dan Zhang , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Yongjian Chen , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Stefanus Du Toit , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Byoungro So , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
Zhenying Liu , Performance and Productivity Libraries, Software and Services Group, Intel Corporation
pp. 224-235

A HW/SW co-designed heterogeneous multi-core virtual machine for energy-efficient general purpose computing (Abstract)

Cheng Wang , Programming Systems Lab, Intel Labs 2200 Mission College Blvd, Santa Clara, CA 95052
Shiliang Hu , Programming Systems Lab, Intel Labs 2200 Mission College Blvd, Santa Clara, CA 95052
Edson Borin , Institute of Computing - University of Campinas, Av. Albert Einstein, 1251 - Campinas/Brazil
Youfeng Wu , Programming Systems Lab, Intel Labs 2200 Mission College Blvd, Santa Clara, CA 95052
pp. 236-245

A trace-based Java JIT compiler retrofitted from a method-based compiler (Abstract)

Toshio Nakatani , IBM Research - Tokyo
Hiroshige Hayashizaki , IBM Research - Tokyo
Hiroshi Inoue , IBM Research - Tokyo
Peng Wu , IBM Research - T. J. Watson Research Center
pp. 246-256

Using machines to learn method-specific compilation strategies (Abstract)

Duane Szafron , University of Alberta, Edmonton, AB, Canada
Ricardo Nabinger Sanchez , University of Alberta, Edmonton, AB, Canada
Marius Pirvu , IBM Toronto Software Laboratory, Markham, ON, Canada
Mark Stoodley , IBM Toronto Software Laboratory, Markham, ON, Canada
Jose Nelson Amaral , University of Alberta, Edmonton, AB, Canada
pp. 257-266

Prioritizing constraint evaluation for efficient points-to analysis (Abstract)

R. Govindarajan , Computer Science and Automation, Indian Institute of Science, Bangalore, India - 560012
Rupesh Nasre , Computer Science and Automation, Indian Institute of Science, Bangalore, India - 560012
pp. 267-276

Highly scalable distributed dataflow analysis (Abstract)

Joseph L. Greathouse , Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor
Valeria Bertacco , Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor
Todd Austin , Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor
Chelsea LeBlanc , Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor
pp. 277-288

Flow-sensitive pointer analysis for millions of lines of code (Abstract)

Calvin Lin , The University of Texas at Austin
Ben Hardekopf , University of California, Santa Barbara
pp. 289-298

Author index (PDF)

pp. 299-300
79 ms
(Ver 3.1 (10032016))