The Community for Technology Leaders
2009 International Symposium on Code Generation and Optimization (2009)
Seattle, Washington
Mar. 22, 2009 to Mar. 25, 2009
ISBN: 978-0-7695-3576-0
pp: 35-46
As semiconductor technology scales into the deep submicron regime the occurrence of transient or soft errors will increase. This will require new approaches to error detection. Software checking approaches are attractive because they require little hardware modification and can be easily adjusted to fit different reliability and performance requirements. Unfortunately, software checking adds a significant performance overhead.In this paper we present ESoftCheck, a set of compiler optimization techniques to determine which are the vital checks, that is, the minimum number of checks that are necessary to detect an error and roll back to a correct program state. ESoftCheck identifies the vital checks on platforms where registers are hardware-protected with parity or ECC, when there are redundant checks and when checks appear in loops. ESoftCheck also provides knobs to trade reliability for performance based on the support for recovery and the degree of trustiness of the operations. Our experimental results on a Pentium 4 show that ESoftCheck can obtain 27.1% performance improvement without losing fault coverage.
ESoftCheck, non-vital checks, fault tolerance

J. Yu, M. J. Garzaran and M. Snir, "ESoftCheck: Removal of Non-vital Checks for Fault Tolerance," 2009 International Symposium on Code Generation and Optimization(CGO), Seattle, Washington, 2009, pp. 35-46.
89 ms
(Ver 3.3 (11022016))