The Community for Technology Leaders
2014 Second International Symposium on Computing and Networking (CANDAR) (2014)
Shizuoka, Japan
Dec. 10, 2014 to Dec. 12, 2014
ISBN: 978-1-4799-4152-0
pp: 453-456
ABSTRACT
This paper presents a runtime resource management scheme named Cache Balancer that improves the utilization of on-chip shared caches and reduces access latencies in chip multiprocessor systems. Cache Balancer incorporates an access rate based memory allocator that improves utilization of on-chip cache resources resulting in up to 60% lower contention at cache banks. Furthermore, it uses information regarding the memory access characteristics of application tasks in order to obtain an optimal task mapping at runtime, and consequently achieves up to 22% lower execution times as compared to existing proposals.
INDEX TERMS
Resource management, Pain, Runtime, Sensitivity, System-on-chip, Round robin
CITATION

J. d. Klerk, S. S. Kumar and R. v. Leuken, "Cache Balancer: Access Rate and Pain Based Resource Management for Chip Multiprocessors," 2014 Second International Symposium on Computing and Networking (CANDAR), Shizuoka, Japan, 2014, pp. 453-456.
doi:10.1109/CANDAR.2014.81
94 ms
(Ver 3.3 (11022016))