# 2016 IEEE 25th Asian Test Symposium

## ATS 2016

### Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Foreword</td>
<td>xi</td>
</tr>
<tr>
<td>Organizing Committee</td>
<td>xii</td>
</tr>
<tr>
<td>Program Committee</td>
<td>xiii</td>
</tr>
<tr>
<td>Steering Committee</td>
<td>xv</td>
</tr>
<tr>
<td>Reviewers</td>
<td>xvi</td>
</tr>
<tr>
<td>Tutorial 1: Industrial Advancements in Diagnosis Driven Yield Analysis</td>
<td>xvii</td>
</tr>
<tr>
<td>Tutorial 2: Combining Structural and Functional Test Approaches across System Levels</td>
<td>xviii</td>
</tr>
<tr>
<td>Keynote Address</td>
<td>xix</td>
</tr>
<tr>
<td>Invited Talks</td>
<td>xx</td>
</tr>
<tr>
<td>Special Plenary in Honor of Prof. Edward J. McCluskey</td>
<td>xxii</td>
</tr>
<tr>
<td>Keynote in Honor of Prof. McCluskey</td>
<td>xxiv</td>
</tr>
<tr>
<td>Tributes to Prof. McCluskey</td>
<td>xxvi</td>
</tr>
<tr>
<td>25th Anniversary Panel Session</td>
<td>xxvii</td>
</tr>
<tr>
<td>The 25th Anniversary Awards</td>
<td>xxx</td>
</tr>
<tr>
<td>Sponsors</td>
<td>xxxi</td>
</tr>
<tr>
<td>ATS 2017 Call for Papers</td>
<td>xxxii</td>
</tr>
</tbody>
</table>

### Session 1A: Delay Test and Simulation

- X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test
  - Matthias Kampmann and Sybille Hellebrand
  - Page 1

- Crypt-Delay: Encrypting IP Cores with Capabilities for Gate-level Logic and Delay Simulations
  - Parameswaran Ramanathan and Kewal K. Saluja
  - Page 7

- On the Switching Activity in Faulty Circuits During Test Application
  - Irith Pomeranz and Sudhakar M. Reddy
  - Page 13

- Timing-Accurate Estimation of IR-Drop Impact on Logic- and Clock-Paths During At-Speed Scan Test
  - Stefan Holst, Eric Schneider, Xiaooing Wen, Seiji Kajihara, Yuta Yamato, Hans-Joachim Wunderlich, and Michael A. Kochte
  - Page 19
Session 1B: Fault Diagnosis, Debug and Verification

Repairable Cell-Based Chip Design for Simultaneous Yield Enhancement and Fault Diagnosis ........................................25


A New Approach for Debugging Logic Circuits without Explicitly Debugging Their Functionality ..................................................31

Amir Masoud Gharehbaghi and Masahiro Fujita

A Verification Guided Approach for Selective Program Transformations for Approximate Computing ........................................37

Sayandeep Mitra, Moumita Das, Ansuman Banerjee, Kausik Datta, and Tsung-Yi Ho

Property Coverage Analysis Based Trustworthiness Verification for Potential Threats from EDA Tools ......................................43

Yingxin Qiu, Huawei Li, Tiancheng Wang, Bo Liu, Yingke Gao, and Xiaowei Li

Session 1C: Hardware Security

Efficient Attack on Non-linear Current Mirror PUF with Genetic Algorithm .................................................................49

Qingli Guo, Jing Ye, Yue Gong, Yu Hu, and Xiaowei Li

Noise-Resilient SRAM Physically Unclonable Function Design for Security .................................................................55

Sujay Pandey, Sabyasachi Deyati, Adit Singh, and Abhijit Chatterjee

On Test Points Enhancing Hardware Security .................................................................61

Elham Moghaddam, Nilanjan Mukherjee, Janusz Rajski, Jerzy Tyszer, and Justyna Zawada

Side-Channel Attack on Flipped Scan Chains .................................................................67

Sying-Jyan Wang, Ting-Jui Choi, and Katherine Shu-Min Li

Session 2A: Special Session 1

Test and Reliability Issues in 2.5D and 3D Integration .................................................................73

Mehdi Tahoori and Krishnendu Chakrabarty

Testing of Interposer-Based 2.5D Integrated Circuits: Challenges and Solutions .................................................................74

Ran Wang and Krishnendu Chakrabarty

Pre-Bond and Post-Bond Testing of TSVs and Die-to-Die Interconnects .................................................................80

Shi-Yu Huang

Multicast Test Architecture and Test Scheduling for Interposer-Based 2.5D ICs .................................................................86

Shengcheng Wang, Ran Wang, Krishnendu Chakrabarty, and Mehdi B. Tahoori

Session 2B: Analog and Mixed-Signal Test

A Study on the Transfer Function Based Analog Fault Model for Linear and Time-Invariant Continuous-Time Analog Circuits .................................................................92

Hao-Chiao Hong and Long-Yi Lin

Concurrent Stimulus and Defect Magnitude Optimization for Detection of Weakest Shorts and Opens in Analog Circuits .................................................................96

Barry Muldrey, Sabyasachi Deyati, and Abhijit Chatterjee
Model-Free Testing of Analog Circuits .................................................................102
   Mehrdad Heydarzadeh, Hao Luo, and Mehrdad Nourani

Session 2C: Scan Test

Scan Chain Adaptation through ECO ..................................................................107
   Jasvir Singh, Anuj Grover, Mausumi Pohit, Anurag Singh Baghel, Gurjit Kaur, and Shalini Pathak
Test Strategies for Reconfigurable Scan Networks ..............................................113
   Michael A. Kochte, Rafal Baranowski, Marcel Schaal, and Hans-Joachim Wunderlich
Test Time Minimization in Reconfigurable Scan Networks ...............................119
   Riccardo Cantoro, Marco Palena, Paolo Pasini, and Matteo Sonza Reorda

Session 3A: Industry Session (Oral Presentation)

Rectangular Waveform Generation with Harmonics Suppression .......................125
   Masayuki Kawabata, Koji Asami, Shohei Shibuya, Tomonori Yanagida, and Haruo Kobayashi
Achieving Acceptable Bit Error Rate for 40 Gbps Link Using Signal Conditioning Techniques ..........................126
   Jayalaxmi Satishkumar and Nagesh Vaidya
Design and Implementation of EMIB Testing on 2.5D FPGA Transceiver ..........127
   Lai Pheng Tan, Shen Shen Lee, and Kian Hui Wong
Application of Data Mining Based Scan Diagnosis Yield Analysis in a Foundry and Fabless Working Environment .................................................................................128
   Hao Shen, Lance Shen, Pierce Xu, Wu Yang, and Junna Zhong
rosTest: Universal Test Framework for Real-Time Operating System ............129
   Siaw Chen Lee and Ong Soon Ee
An Optical/Electrical Test System for 100-Gb/s Optical Interconnection Devices for High Volume Production ...........................................................................................................130
   Takeshi Mizushima, Kazuki Shirahata, Tasuku Fujibe, Hidenobu Matsumura, Daisuke Watanabe,
   Hiroyuki Mineo, and Shin Masuda
Multi-configuration Scan Structure for Various Purposes ........................................131
   Hiroyuki Iwata and Jun Matsushima

Session 3C: Fault Diagnosis

On Achieving Maximal Chain Diagnosis Resolution through Test Pattern Selection ........................................132
   Xijiang Lin, Sudhakar M. Reddy, and Wu-Tung Cheng
A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction ..........138
   M. Enamul Amyeen, Irith Pomeranz, and Srikanth Venkataraman
A Neural-Network-Based Fault Classifier ............................................................144
   Laura Rodriguez Gómez and Hans-Joachim Wunderlich
Session 4B: Fault Modeling
High-Throughput Transistor-Level Fault Simulation on GPUs .................................................................150
  Eric Schneider and Hans-Joachim Wunderlich
Layout-Oriented Defect Set Reduction for Fast Circuit Simulation in Cell-Aware Test .................................156
  Hsuan-Wei Liu, Bing-Yang Lin, and Cheng-Wen Wu
Reliability Assessment and Quantitative Evaluation of Soft-Error Resilient 3D Network-on-Chip Systems .................................................................161
  Khanh N. Dang, Michael Meyer, Yuichi Okuyama, and Abderrazek Ben Abdallah

Session 4C: Power-Aware Test
An IR-Drop Aware Test Pattern Generator for Scan-Based At-Speed Testing ..................................................167
  Po-Fan Hou, Yi-Tsung Lin, Jiun-Lang Huang, Ann Shih, and Zoe F. Conroy
Formal Test Point Insertion for Region-based Low-Capture-Power Compact At-Speed Scan Test ..................173
  Stephan Eggersglüß, Stefan Holst, Daniel Tille, Kohei Miyase, and Xiaoqing Wen
On Optimal Power-Aware Path Sensitization .........................................................................................179
  Matthias Sauer, Jie Jiang, Sven Reimer, Kohei Miyase, Xiaoqing Wen, Bernd Becker, and Ilia Polian

Session 5A: Automatic Test Pattern Generation
Automated Optimization of Scan Chain Structure for Test Compression-Based Designs .................................185
  Harshad Dhotre, Mehdi Dehbashi, Ulrike Pfannkuchen, and Klaus Hofmann
Critical-Area-Aware Test Pattern Generation and Reordering .......................................................................191
  Shingo Inuyama, Masayuki Arai, and Kazuhiro Iwasaki
Efficient Cell-Aware Fault Modeling by Switch-Level Test Generation .......................................................197

Session 5B: Built-In Self-Test
A Flexible Power Control Method for Right Power Testing of Scan-Based Logic BIST .................................203
  Takaaki Kato, Senling Wang, Yasuo Sato, Seiji Kajihara, and Xiaoqing Wen
Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-cycle Test with Sequential Observation .................................................................209
  Senling Wang, Hanan T. Al-Awadhi, Soh Hamada, Yoshinobu Higami, Hiroshi Takahashi,
  Hiroyuki Iwata, and Jun Matsushima

Session 5C: 3D IC Testing
Autonomous Testing for 3D-ICs with IEEE Std. 1687 .................................................................................215
  Jin-Cun Ye, Michael A. Kochte, Kuen-Jong Lee, and Hans-Joachim Wunderlich
Die-to-Die Clock Skew Characterization and Tuning for 2.5D ICs .................................................................221
  Shi-Yu Huang and Chih-Chieh Zheng
Session 6A: Special Session 4: Managing Reliability of Integrated Circuits: Lifetime Metering and Design for Healing

Managing Reliability of Integrated Circuits: Lifetime Metering and Design for Healing ......................................................... 227
Sandip Kundu

Highly Dependable Multi-processor SoCs Employing Lifetime Prediction Based on Health
Monitors .......................................................................................................................................................................................... 228
Yong Zhao and Hans G. Kerkhoff

Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control ............................................................... 234
Song Bian, Michihiro Shintani, Zheng Wang, Masayuki Hiromoto, Anupam Chattopadhyay, and Takashi Sato

Modeling Residual Lifetime of an IC Considering Spatial and Inter-Temporal Temperature Variations ......................................................... 240
Md Nazmul Islam and Sandip Kundu

Session 6B: Fault Tolerance

Functional Diagnosis for Graceful Degradation of NoC Switches ................................................................................................. 246
Atefe Dalirsani and Hans-Joachim Wunderlich

Novel Low Cost and Double Node Upset Tolerant Latch Design for Nanoscale CMOS Technology ........................................................... 252
Aibin Yan, Zhengfeng Huang, Xiangsheng Fang, Xiaolin Xu, and Huaguo Liang

Quality Aware Error Detection in 2-D Separable Linear Transformation ...................................................................................... 257
Shih-Hsin Hu and Jacob A. Abraham

Session 6C: Analog Circuits and High-Speed I/O Test

An Optical Interconnection Test Method Applicable to 100-Gb/s Transceivers Using an ATE Based Hardware ..................................................... 263
Kazuki Shirahata, Takeshi Mizushima, Tasuku Fujibe, Hidenobu Matsumura, Tomoyuki Itakura, Masahiro Ishida, Daisuke Watanabe, and Shin Masuda

An Ultra-High-Speed Test Module and FPGA-Based Development Platform ...................................................................................... 269
Te-Hui Chen and David C. Keezer

Parametric Fault Detection in Analog Circuits: A Statistical Approach .............................................................................................. 275
Supriyo Srimani, Kasturi Ghosh, and Hafizur Rahaman

Session 7A: Memory Test and Reliability

A Test Method for Finding Boundary Currents of 1T1R Memristor Memories ............................................................................. 281
Tzu-Ying Lin, Yong-Xiao Chen, Jin-Fu Li, Chih-Yen Lo, Ding-Ming Kwai, and Yung-Fa Chou

Adaptive ECC Techniques for Yield and Reliability Enhancement of Flash Memories .............................................................. 287
Shyue-Kung Lu, Shang-Xiu Zhong, and Masaki Hashizume

Evaluation Technique for Soft-Error Rate in Terrestrial Environment Utilizing Low-Energy Neutron Irradiation .................................. 293
Takumi Uezono, Tadanobu Toba, Kenichi Shimbo, Fumihiko Nagasaki, and Kenji Kawamura
Session 7B: Dependable Systems

Aging-Leakage Tradeoffs Using Multi-Vth Cell Library ................................................................. 298
   Hao Luo, Mehrdad Heydarzadeh, and Mehrdad Nourani

Rejuvenation of NBTI-Impacted Processors Using Evolutionary Generation of Assembler Programs .................................................................................................................................................. 304
   Francesco Pellerey, Maksim Jenihhin, Giovanni Squillero, Juan Raik, Matteo Sonza Reorda, Valentin Tihhomirov, and Raimund Ubar

Combined Impact of BTI and Temperature Effect Inversion on Circuit Performance .......................... 310
   Warin Sootkaneung, Sasithorn Chookaew, and Suppachai Howimanporn

Author Index ........................................................................................................................................ 316