2012 IEEE 21st Asian Test Symposium (2012)
Niigata, Japan Japan
Nov. 19, 2012 to Nov. 22, 2012
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ATS.2012.36
NROM is one of the emerging non-volatile-memory technologies, which provides very high data density, low fabrication cost, and better value stability. It is also promising for replacing current floating-gate-based non-volatile memory such as flash memory. In order to raise the fabrication yield and enhance its reliability, a novel test and repair flow is proposed in this paper. Instead of the traditional fault replacement techniques, fault masking techniques are also exploited by considering the logical effects of physical defects when the customer's code is to be programmed. Two techniques are exploited to maximize the possibilities of fault masking¯address scrambling and data inversion. Graph models are also proposed for modeling these methods. The proposed methods can be easily incorporated into the ROM BIST architectures. According to experimental results, the fabrication yield can be improved significantly. Moreover, the incurred hardware overhead is almost negligible.
Maintenance engineering, Hardware, Arrays, Random access memory, Read only memory, Fabrication, Circuit faults, Reliability, NROM, Testing, Repair, Yield
S. Lu, T. Li and P. Ning, "Scrambling and Data Inversion Techniques for Yield Enhancement of NROM-Based ROMs," 2012 IEEE 21st Asian Test Symposium(ATS), Niigata, Japan Japan, 2012, pp. 308-313.