Message from the General Chair...........................................................................................................xii
Message from the Program Co-chairs........................................................................................................xiii
Organizing Committee........................................................................................................................................xiv
Reviewers.........................................................................................................................................................xvii
Special Panel Session..........................................................................................................................................xviii

1: Test Generation & Fault Simulation

Efficient Simulation of Structural Faults for the Reliability Evaluation at System-Level .................................................................3
  Michael A. Kochte, Christian G. Zoellin, Rafal Baranowski, Michael E. Imhof,
  Hans-Joachim Wunderlich, Nadereh Hatami, Stefano Di Carlo, and Paolo Prinetto

Jitter Characterization of Pseudo-random Bit Sequences Using Incoherent Sub-sampling .................................................................9
  Hyun Choi and Abhijit Chatterjee

FSimGP^2: An Efficient Fault Simulator with GPGPU ..................................................................................15
  Min Li and Michael S. Hsiao

A Quasi-best Random Testing .........................................................................................................................21
  Shiyi Xu and Peng Xu

Testing of Low-Cost Digital Microfluidic Biochips with Non-regular Array Layouts ...............................................................27
  Yang Zhao and Krishnendu Chakrabarty

Derivation of Optimal Test Set for Detection of Multiple Missing-Gate Faults in Reversible Circuits ......................................................33
  Dipak K. Kole, Hafizur Rahaman, Debesh K. Das, and Bhargab B. Bhattacharya

On Determining the Real Output Xs by SAT-Based Reasoning .........................................................................................39
  Melanie Elm, Michael A. Kochte, and Hans-Joachim Wunderlich
On Selection of Testable Paths with Specified Lengths for Faster-Than-At-Speed Testing .................................................................45  
  Xiang Fu, Huawei Li, and Xiaowei Li  
Design of DSP Virtual Machine Oriented All-Digital Simulation and Testing .................................................................49  
  Chongwen Wang and Gangyi Ding  
Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment .................................................................53  
  M. H. Haghbayan, S. Karamati, F. Javaheri, and Z. Navabi  

2: Software Testing and Reliability Model  
Tackling the Path Explosion Problem in Symbolic Execution-Driven Test Generation for Programs .................................................................59  
  Saparya Krishnamoorthy, Michael S. Hsiao, and Loganathan Lingappan  
A Reliability Model for Object-Oriented Software .................................................................65  
  Peng Xu and Shiyi Xu  
A New Approach to Generating High Quality Test Cases .................................................................71  
  Pan Liu and Huaikou Miao  
A Study on Software Reliability Prediction Based on Transduction Inference .................................................................77  
  Jungang Lou, Jianhui Jiang, Chunyan Shuai, and Ying Wu  
Formula-Oriented Compositional Minimization in Model Checking .................................................................81  
  Bowen Chen, Haihua Shen, and Wenhui Zhang  

3: Failure Analysis/Fault Modeling  
Variation-Aware Fault Modeling .................................................................87  
  Fabian Hopsch, Bernd Becker, Sybille Hellebrand, Ilia Polian, Bernd Straube, Wolfgang Vermeiren, and Hans-Joachim Wunderlich  
Diagnosis of Multiple Physical Defects Using Logic Fault Models .................................................................94  
  Xun Tang, Wu-Tung Cheng, Ruifeng Guo, and Sudhakar M. Reddy  
A Memory Fault Simulator for Radiation-Induced Effects in SRAMs .................................................................100  
  P. Rech, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, and L. Dilillo  
On Soft Error Immunity of Sequential Circuits .................................................................106  
  Dan Zhu, Tun Li, and Si-kun Li  
Testing of Digital Microfluidic Biochips Using Improved Eulerization Techniques and the Chinese Postman Problem .................................................................111  
  Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Krishnendu Chakrabarty, and Bhargab B. Bhattacharya  
P^(2)CLRAF: An Pre- and Post-Silicon Cooperated Circuit Lifetime Reliability Analysis Framework .................................................................117  
  Song Jin, Yinhe Han, Huawei Li, and Xiaowei Li
4: Built-In Self-Test/Embedded Testing

A Low Cost Built-In Self-Test Circuit for High-Speed Source Synchronous Memory Interfaces

Hyunjin Kim and Jacob A. Abraham

A Complete Logic BIST Technology with No Storage Requirement

Wei-Cheng Lien and Kuen-Jong Lee

Built-In Self-Test for Capacitive MEMS Using a Charge Control Technique

Iftekhar Ibne Basith, Nabeeh Kandalaft, and Rashid Rashidzadeh

Defect Coverage-Driven Window-Based Test Compression

Xrysovalantis Kavousianos, Krishnendu Chakrabarty, Emmanouil Kalligeros, and Vasileios Tenentes

Controlling Peak Power Consumption for Scan Based Multiple Weighted Random BIST

Hiroshi Yokoyama, Hideo Tamamoto, and Kewal K. Saluja

Parallel LFSR Reseeding with Selection Register for Mixed-Mode BIST

Piyanart Kongtim and Taweesak Reungpeerakul

Efficient Embedding of Deterministic Test Data

Mudassar Majeed, Daniel Ahlström, Urban Ingelsson, Gunnar Carlsson, and Erik Larsson

Test Data Reduction for BIST-Aided Scan Test Using Compatible Flip-Flops and Shifting Inverter Code

Masashi Ishikawa, Hiroyuki Yotsuyanagi, and Masaki Hashizume

On-chip Jitter Measurement Using Vernier Ring Time-to-Digital Converter

Jianjun Yu and Fa Foster Dai

5: DFX: Design for Testability, Reliability, Dependability...

Pattern Encodability Enhancements for Test Stimulus Decompressors

Nader Alawadhi, Ozgur Sinanoglu, and Mohammed Al-Mulla

High Performance Compaction for Test Responses with Many Unknowns

Thomas Rabenalt, Michael Richter, and Michael Goessel

Design-for-Test of Digitally-Assisted Analog IPs for Automotive SoCs

Yizi Xing and Liquan Fang

Substantial Fault Pair At-a-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method

Jing Ye, Xiaolin Zhang, Yu Hu, and Xiaowei Li

D-Scale: A Scalable System-Level Dependable Method for MPSoCs

Nicolas Hébert, Pascal Benoit, Gilles Sassatelli, and Lionel Torres
Bipartite Full Scan Design: A DFT Method for Asynchronous Circuits 
Hiroshi Iwata, Satoshi Ohtake, Michiko Inoue, and Hideo Fujiwara

XOR-Based Response Compactor Adaptive to X-Density Variation
Samah Mohamed Saeed and Ozgur Sinanoglu

DFT + DFD: An Integrated Method for Design for Testability and Diagnosability
Nikhil Rahagude, Maheshwar Chandrasekar, and Michael S. Hsiao

Accelerating Strategy for Functional Test of NoC Communication Fabric
Yan Zheng, Hong Wang, Shiyuan Yang, Chen Jiang, and Feiyu Gao

6: Yield Enhancement/Silicon Debug

HYPERA: High-Yield Performance-Efficient Redundancy Analysis
Tsung-Chu Huang, Kuei-Yeh Lu, and Yen-Chieh Huang

A Comprehensive System-on-Chip Logic Diagnosis
Y. Benabboud, A. Bosio, L. Dillillo, P. Girard, S. Pravossoudovitch, A. Virazel, and O. Riewer

On Signal Tracing for Debugging Speedpath-Related Electrical Errors
in Post-Silicon Validation
Xiao Liu and Qiang Xu

HYPER: A Heuristic for Yield/Area imProvEment Using Redundancy in SoC
Mohammad Mirza-Aghatabar, Melvin A. Breuer, and Sandeep K. Gupta

Enhance Profiling-Based Scan Chain Diagnosis by Pattern Masking
Wu-Tung Cheng and Yu Huang

Maximal Resilience for Reliability and Yield Enhancement in Interconnect
Structure
Chih-Yun Pai and Katherine Shu-Min Li

7: Automatic Test Equipment

At-speed Test of High-Speed DUT Using Built-Off Test Interface
Joonsung Park, Jae Wook Lee, Jaeyong Chung, Kihyuk Han,
Jacob A. Abraham, Eonjo Byun, Cheol-Jong Woo, and Sejang Oh

8: Analog & Mixed-Signal Testing/RF/High Speed I/O Testing

Rapid Radio Frequency Amplitude and Phase Distortion Measurement Using Amplitude Modulated Stimulus
Shreyas Sen, Shyam Devarakond, and Abhijit Chatterjee

Digitally Assisted Concurrent Built-In Tuning of RF Systems Using Hamming Distance Proportional Signatures
S. Devarakond, S. Sen, V. Natarajan, A. Banerjee, H. Choi, G. Srinivasan, and A. Chatterjee
The Test Ability of an Adaptive Pulse Wave for ADC Testing .................................................. 289
  Xiaoqin Sheng and Hans G. Kerkhoff

Bayesian Fault Diagnosis of RF Circuits Using Nonparametric Density Estimation .................................................. 295
  Ke Huang, Haralampos-G. Stratigopoulos, and Salvador Mir

9: Delay Fault Testing

Power-Safe Application of Transition Delay Fault Patterns Considering Current Limit during Wafer Test .................................................................................................................. 301
  Wei Zhao, Junxia Ma, Mohammad Tehranipoor, and Sreejit Chakravarty

Circuit Topology-Based Test Pattern Generation for Small-Delay Defects ............................................. 307
  Sandeep Kumar Goel, Krishnendu Chakrabarty, Mahmut Yilmaz, Ke Peng, and Mohammad Tehranipoor

Seed Ordering and Selection for High Quality Delay Test .............................................................................. 313
  Tomokazu Yoneda, Michiko Inoue, Akira Taketani, and Hideo Fujiwara

An Efficient Algorithm for Finding a Universal Set of Testable Long Paths .............................................. 319
  Zijian He, Tao Lv, Huawei Li, and Xiaowei Li

Distinguishing Resistive Small Delay Defects from Random Parameter Variations ............................................. 325
  Xi Qian and Adit D. Singh

A Noise-Aware Hybrid Method for SDD Pattern Grading and Selection ................................................... 331
  Ke Peng, Mahmut Yilmaz, Krishnendu Chakrabarty, and Mohammad Tehranipoor

Thermal Safe High Level Test Synthesis for Hierarchical Testability ................................................................. 337
  Tung-Hua Yeh and Sying-Jyan Wang

A Low Area On-chip Delay Measurement System Using Embedded Delay Measurement Circuit .................. 343
  Kentaroh Katoh, Kazuteru Namba, and Hideo Ito

On Bias in Transition Coverage of Test Sets for Path Delay Faults ................................................................. 349
  Irith Pomeranz and Sudhakar M. Reddy

10: Low Power Testing

Adaptive Low Shift Power Test Pattern Generator for Logic BIST ................................................................. 355
  Xijiang Lin and Janusz Rajski

Power Supply Noise Reduction in Broadcast-Based Compression Environment for At-speed Scan Testing ................................................................................................................................. 361
  Chun-Yong Liang, Meng-Fan Wu, and Jiun-Lang Huang

Modified Scan Flip-Flop for Low Power Testing ................................................................................................. 367
  Amit Mishra, Nidhi Sinha, Satdev, Virendra Singh, Sreejit Chakravarty, and Adit D. Singh
11: System-on-a-Chip-Test/System-in-Package Test

A Test Integration Methodology for 3D Integrated Circuits .............................................................377
Che-Wei Chou, Jin-Fu Li, Ji-Jan Chen, Ding-Ming Kwai, Yung-Fa Chou, and Cheng-Wen Wu

Application-Aware Online Testing for Many-Core SoC .................................................................383
Jason D. Lee, Suman K. Mandal, and Rabi N. Mahapatra

Performance Characterization of TSV in 3D IC via Sensitivity Analysis ........................................389
Jhih-Wei You, Shi-Yu Huang, Ding-Ming Kwai, Yung-Fa Chou, and Cheng-Wen Wu

Temperature-Aware SoC Test Scheduling Considering Inter-Chip Process Variation .........................395
Nima Aghaee, Zhiyuan He, Zebo Peng, and Petru Eles

12: Memory and FPGA Testing

Particle Swarm Optimization Based Scheme for Low Power March Sequence Generation for Memory Testing .................................................................401
Krishna Kumar S., Kaundinya S., and Santanu Chattopadhyay

New Microcode’s Generation Technique for Programmable Memory Built-In Test Self Test .................................................................407
NurQamarina MohdNoor, Azilah Saparon, Yusrina Yusof, and Mahmud Adnan

13: Board and System Testing/On-line Testing

Software-Based Self-Testing of Processors Using Expanded Instructions ...........................................415
Ying Zhang, Huawei Li, and Xiaowei Li

Mimicking of Functional State Space with Structural Tests for the Diagnosis of Board-Level Functional Failures .................................................................421
Hongxia Fang, Zhiyuan Wang, Xinli Gu, and Krishnendu Chakrabarty

Optimization and Selection of Diagnosis-Oriented Fault-Insertion Points for System Test .................429
Zhaobo Zhang, Zhanglei Wang, Xinli Gu, and Krishnendu Chakrabarty

14: Test Economics/Functional Verification/Failure Analysis

Test Cost Analysis for 3D Die-to-Wafer Stacking ............................................................................435
Mottaqiallah Taouil, Said Hamdioui, Kees Beenakker, and Erik Jan Marinissen

Mining Complex Boolean Expressions for Sequential Equivalence Checking ................................442
Neha Goel, Michael S. Hsiao, Narendran Ramakrishnan, and Mohammed J. Zaki
On-the-Fly Reduction of Stimuli for Functional Verification .................................................................448
    Qi Guo, Tianshi Chen, Haihua Shen, Yunji Chen, and Weiwu Hu

Test Time Analysis for IEEE P1687 ........................................................................................................455
    Farrokh Ghani Zadegan, Urban Ingelsson, Gunnar Carlsson, and Erik Larsson

Author Index ...............................................................................................................................................461