# Table of Contents: ATS 2007

Proceedings of the 16th Asian Test Symposium

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Foreword</td>
<td>xiii</td>
</tr>
<tr>
<td>ATS Steering Committee</td>
<td>xiv</td>
</tr>
<tr>
<td>Organizing Committee</td>
<td>xv</td>
</tr>
<tr>
<td>Program Committee</td>
<td>xvi</td>
</tr>
<tr>
<td>Reviewers</td>
<td>xviii</td>
</tr>
<tr>
<td>Test Technology Technical Council (TTTC) Activities Board</td>
<td>xix</td>
</tr>
<tr>
<td>Test Technology Educational Program (TTEP) Tutorial 1</td>
<td>xxii</td>
</tr>
<tr>
<td>Test Technology Educational Program (TTEP) Tutorial 2</td>
<td>xxiii</td>
</tr>
</tbody>
</table>

## Session 1A: Opening Session

### Plenary Opening

Keynote Speech 1: New Paths for Test
- **Jacob Abraham**

Keynote Speech 2: Consumerization of Electronics and Nanometer Technologies: Implications on Test
- **Sanjiv Taneja**

Invited Talk 1: Testing of Power Constraint Computing
- **T.M. Mak**

Invited Talk 2: EDA to the Rescue of the Silicon Roadmap
- **T.W. Williams**

Invited Talk 3: Foundry Full-Scale Reliability Testing Capability Setup for Advanced Technology
- **Kary Chien**

## Session 2A: Fault Modeling and Functional Test

### The Region-Exhaustive Fault Model
- **Abhijit Jas, Suriyaprakash Natarajan, and Srinivas Patil**

### Mining Sequential Constraints for Pseudo-Functional Testing
- **Weizhe Wu and Michael S. Hsiao**

### Estimating the Fault Coverage of Functional Test Sequences without Fault Simulation
- **Irith Pomeranz, Praveen K. Parvathala, and Srinivas Patil**

## Session 2B: Fault Diagnosis (I)

### Fast Bridging Fault Diagnosis Using Logic Information
- **Alexandre Rouzet, Alberto Bosio, Patrick Girard, Christian Landraut, Serge Pruvostodovitch, and Arnaud Virazel**
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines</td>
<td>39</td>
</tr>
<tr>
<td>Hiroshi Takahashi, Yoshinobu Higami, Shubei Kadeyama, Takashi Aikyo, Yuzo Takamatsu, Koji Yamazaki, Toshiyuki Tsutsui, Hironuki Yotsuyanagi, and Masaki Hashizume</td>
<td></td>
</tr>
<tr>
<td>Fault Dictionary Based Scan Chain Failure Diagnosis</td>
<td>45</td>
</tr>
<tr>
<td>Rui Feng Guo, Yu Huang, and Wen-Tung Cheng</td>
<td></td>
</tr>
<tr>
<td><strong>Session 2C: Panel Session</strong></td>
<td></td>
</tr>
<tr>
<td>Test Education in the Global Economy</td>
<td>53</td>
</tr>
<tr>
<td>Tim Cheng</td>
<td></td>
</tr>
<tr>
<td><strong>Session 3A: Delay Test (I)</strong></td>
<td></td>
</tr>
<tr>
<td>Improving Timing-Independent Testing of Crosstalk Using Realistic Assumptions on Delay Faults</td>
<td>57</td>
</tr>
<tr>
<td>Shahdad Irajpour, Sandeep K. Gupta, and Melvin A. Brewer</td>
<td></td>
</tr>
<tr>
<td>False Path Identification Using RTL Information and Its Application to Over-testing Reduction for Delay Faults</td>
<td>65</td>
</tr>
<tr>
<td>Yuki Yoshikawa, Satoshi Obata, and Hideo Fujiiwa</td>
<td></td>
</tr>
<tr>
<td>Using Programmable On-Product Clock Generation (OPCG) for Delay Test</td>
<td>69</td>
</tr>
<tr>
<td>Brion Keller, Anis Uzzaman, Bibo Li, and Tom Snethen</td>
<td></td>
</tr>
<tr>
<td>An On-Line BIST Technique for Delay Fault Detection in CMOS Circuits</td>
<td>73</td>
</tr>
<tr>
<td>Elham Khayat Moghaddam and Shaahin Hessabi</td>
<td></td>
</tr>
<tr>
<td><strong>Session 3B: Test Compression</strong></td>
<td></td>
</tr>
<tr>
<td>A High Compression and Short Test Sequence Test Compression Technique to Enhance Compressions of LFSR Reseeding</td>
<td>79</td>
</tr>
<tr>
<td>Seongmoon Wang, Wenlong Wei, and Srimat T. Chakradhar</td>
<td></td>
</tr>
<tr>
<td>Test Compression / Decompression Based on JPEG VLC Algorithm</td>
<td>87</td>
</tr>
<tr>
<td>Hideyuki Ichihara, Yukinori Setohara, Yasuke Nakashima, and Tomoo Inoue</td>
<td></td>
</tr>
<tr>
<td>A Reconfigurable Broadcast Scan Compression Scheme Using Relaxation Based Test Vector Decomposition</td>
<td>91</td>
</tr>
<tr>
<td>Aiman H. El-Malah, Mustafa Imran Ali, and Ahmad A. Al-Yamani</td>
<td></td>
</tr>
<tr>
<td>Test Data and Test Time Reduction for LOS Transition Test in Multi-Mode Segmented Scan Architecture</td>
<td>95</td>
</tr>
<tr>
<td>Sying-Jyan Wang, Pe-Chang Tsai, Hung-Ming Weng, and Katherine Shu-Min Li</td>
<td></td>
</tr>
<tr>
<td><strong>Session 3C: Power Aware Test (I)</strong></td>
<td></td>
</tr>
<tr>
<td>Resistive Bridging Faults DFT with Adaptive Power Management Awareness</td>
<td>101</td>
</tr>
<tr>
<td>Urban Ingelsson, Paul Rosinger, S. Saqib Khorsheed, Bashir M. Al-Hashimi, and Peter Harrod</td>
<td></td>
</tr>
<tr>
<td>Multi-Frequency Modular Testing of SoCs by Dynamically Reconfiguring Multi-Port ATE</td>
<td>107</td>
</tr>
<tr>
<td>Dan Zhao, Ronghua Huang, and Hideo Fujiiwa</td>
<td></td>
</tr>
</tbody>
</table>
An Efficient Peak Power Reduction Technique for Scan Testing
Meng-Fan Wu, Kai-Shun Hu, and Jian-Lang Huang

High-MDSI: A High-level Signal Integrity Fault Test Pattern Generation Method for Interconnects
Sunghoon Chun, Yongjoon Kim, and Sungbo Kang

Session 4A: DFT (I)

A RTL Testability Analyzer Based on Logical Virtual Prototyping
Yu Huang, Nilanjan Mukherjee, Wu-Tung Cheng, and Greg Aldrich

Optimum Test Set for Bridging Faults Detection in Reversible Circuits
Hafizur Rahaman, Dipak K. Kole, Devesh K. Das, Bhargab B. Bhattacharya

Layout-Aware Multi-Layer Multi-Level Scan Tree Synthesis
Syiing-Jyan Wang, Xin-Long Li, and Katherine Shu-Min Li

Session 4B: RF Test

A Test and Diagnosis Methodology for RF Transceivers
Hung-Kai Chen and Chauchin Su

Fourier Spectrum-Based Signature Test: A Genetic CAD Toolbox for Reliable RF Testing Using
Low-Performance Test Resources
Ganesh Srinivasan, Abhijit Chatterjee, and Vishwanath Natarajan

A BIST Technique for RF Voltage-Controlled Oscillators
Hsieh-Hung Hsieh, Yen-Chih Huang, Liang-Hung Lu, and Guo-Wei Huang

Session 4C: Software Test

An Improved Test Case Generation Method of Pair-Wise Testing
Qian Feng-an and Jiang Jian-hui

System Testing Using UML Models
Monalisa Sarma and Rajib Mall

Reconsideration of Software Reliability Measurements
Shiyi Xu

Session 5A: Design Verification

An Accurate Analysis of Microprocessor Design Verification
Haibina Shen and Heng Zhang

Optimized Assignment Coverage Computation in Formal Verification of Digital Systems
Majid Nabi, Hamid Shojaei, Siavash Mohammadi, and Zainalabedin Navabi

EHSAT Modeling from Algorithm Description for RTL Model Checking
Xiaoqing Yang, Jinian Bian, Shujun Deng, and Yanni Zhao
Session 5B: SOC Test

Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip

Thomas Edison Yu, Tomokazu Yoneda, Krishnendu Chakrabarty, and Hideo Fujiwara

Design Reuse of on/off-Chip Bus Bridge for Efficient Test Access to AMBA-Based SoC

Jaehoon Song, Juhee Han, Dooyoung Kim, Hyunbean Yi, and Sungju Park

Test Scheduling for Memory Cores with Built-In Self-Repair

Tomokazu Yoneda, Yuusuke Fukuda, and Hideo Fujiwara

Session 5C: Panel Session

Next Generation Test, Diagnostics and Yield Challenges for EDA, ATE, IP and Fab—
A Perspective from all Sides

Anis Uzzaman

Session 6A: Industry Session

IDDQ Test Challenges in Nanotechnologies: A Manufacturing Test Strategy

Yu Wei P'ng, Moo Kit Lee, Peng Weng Ng, and Chin Hu Ong

Experimental Results of Transition Fault Simulation with DC Scan Tests

Wataru Kawamura and Takeshi Onodera

A Review of Power Strategies for DFT and ATPG

Brion Keller, Tom Jackson, and Anis Uzzaman

Concurrent Test Implementations

Shawn Molavi and Toby McPheeters

Scan Diagnosis and Its Successful Industrial Applications — Yield Improvement, Verified Flow,
Accuracy, Layout Aware and Volume Diagnosis

Wu Yang, Wu-Tung Cheng, Yu Huang, Martin Keim, and Randy Klingenberg

Session 6B: Analog Test

A 2-ps Resolution Wide Range BIST Circuit for Jitter Measurement

Nai-Chen Daniel Cheng, Yu Lee, and Ji-Jan Chen

An Accurate Jitter Estimation Technique for Efficient High Speed I/O Testing

Dongwoo Hong and Kwang-Ting (Tim) Cheng

Test Point Selections for a Programmable Gain Amplifier Using NIST and Wavelet Transform Methods

Xinsong Zhang, Simon S. Ang, and Chandra Carter
Session 6C: Power Aware Test (II)

Impact of Simultaneous Switching Noise on the Static Behavior of Digital CMOS Circuits
Florence Azaïs, Laurent Larguier, and Michel Renovell

Effect of IR-Drop on Path Delay Testing Using Statistical Analysis
Chunsheng Liu, Yang Wu, and Yu Huang

Low Power Reduced Pin Count Test Methodology
Krishna Chakravadhanula, Nitin Parimi, Brian Fontz, Bing Li, and Vivek Chickermane

Session 7A: Test Generation (I)

Test Generation for Crosstalk Glitches Considering Multiple Coupling Effects
Minjin Zhang and Xianwei Li

Simulating Open-Via Defects
Stefan Spinner, Jie Jiang, Ila Pelian, Piet Engelke, and Bernd Becker

Test Generation for Transistor Shorts Using Stuck-at Fault Simulator and Test Generator
Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Shin-ya Kohyashi, and Yuzo Takamatsu

Fault-dependent/independent Test Generation Methods for State Observable FSMs
Toshinori Hoshikawa, Ryoichi Inoue, and Hideo Fujitawa

Session 7B: Fault Diagnosis (II)

Improving Performance of Effect-Cause Diagnosis with Minimal Memory Overhead
Huaxing Tang, Chen Lin, Wu-Tang Cheng, Sudahkar M. Reddy, and Wei Zou

An Efficient Diagnostic Test Pattern Generation Framework Using Boolean Satisfiability
Feijun Zheng, Kwang-Ting Cheng, Xiaolong Yan, John Moondanos, and Ziyad Hanna

Programmable Logic BIST for At-speed Test
Yu Huang and Xijiang Lin

Diagnostic Test Generation Targeting Equivalence Classes
Irith Pomeranz and Sudhakar M. Reddy

Session 7C: Soft Error Issue

Improving Circuit Robustness with Cost-Effective Soft-Error-Tolerant Sequential Elements
Mingjing Chen and Alex Orailoglu

CREA: A Checkpoint Based Reliable Micro-architecture for Superscalar Processors
Shijian Zhang and Weiwu Hu

Monitoring Transient Errors in Sequential Circuits
Ramashis Das and John P. Hayes
Frequency Analysis Method for Propagation of Transient Errors in Combinational Logic

Shaohua Lei, Yinhe Han, and Xiaowei Li

Session 8A: DFT (II)

Scan Testing for Complete Coverage of Path Delay Faults with Reduced Test Data Volume,
Test Application Time, and Hardware Cost

Dong Xiang, Krishnendu Chakrabarty, Dianwei Hu, and Hideo Fujiwara

Flip-flop Selection to Maximize TDF Coverage with Partial Enhanced Scan

Gefu Xu and Adit D. Singh

An On-Chip Test Clock Control Scheme for Multi-Clock At-Speed Testing

Xiao-Xin Fan, Yu Hu, and Laung-Terng (L.-T.) Wang

Session 8B: Memory Test (I)

A Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories

Li-Ming Denq and Cheng-Wen Wu

CAMEL: An Efficient Fault Simulator with Coupling Fault Simulation Enhancement for CAMs

Hsiang-Huang Wu, Jin-Fu Li, Chi-Feng Wu, and Cheng-Wen Wu

Fast and Low Cost HW Bit Map for Memory Test Based on Residue Polynomial System over GF(2)

Jochen Rivoir

Session 8C: Panel Session

Test Roles in Diagnosis and Silicon Debug

Anis Uzzaman

Session 9A: BIST

Programmable Scan-Based Logic Built-In Self Test

Liyang Lai, Wu-Tung Cheng, and Thomas Rinderknecht

Evaluation of a BIST Technique for CMOS Imagers

Livier Lizarraga, Salvador Mir, and Gilles Sicard

Built-In Speed Grading with a Process-Tolerant ADPLL

Hsinan-Jung Hsu, Chun-Chieh Tu, and Shih-Yu Huang

Session 9B: Current Test

Testing RF Components with Supply Current Signatures

S. Sermet Akbay, Shreyas Sen, and Abhijit Chatterjee

Current Testable Design of Resistor String DACs

Masaki Hashizume, Yutaka Hata, Tomomi Nitibida, Hiroyuki Yotsumyagi, and Yukiya Miura
Implementation of Defect Oriented Testing and ICCQ Testing for Industrial Mixed-Signal IC

Liquan Fang, Yang Zhong, Henk Van de Donk, and Yizi Xing

Session 9C: Power Aware Test (III)

Low-Capture-Power Test Generation by Specifying a Minimum Set of Controlling Inputs

Nan-Cheng Lai and Sying-Jyan Wang

Scan Power Reduction through Scan Architecture Modification and Test Vector Reordering

Chandan Giri, Pradeep Kumar Choudhary, and Santanu Chattopadhyay

Response Inversion Scan Cell (RISC): A Peak Capture Power Reduction Technique

Bo-Hua Chen, Wei-Chung Kan, Bing-Chuan Bai, Shyue-Tsong Shen, and James C.-M. Li

Session 10A: Test Generation (II)

SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges

Piet Engelske, Bettina Brautling, Ilsa Polian, Michel Renovell, and Bernd Becker

Symbolic Path Sensitization Analysis and Applications

Jian Kang, Sharad C. Seth, and Shashank K. Mehta

Improving Test Pattern Compactness in SAT-Based ATPG

Stephan Eggersglüß and Rolf Drechsler

Session 10B: NOC/SOC Test

An HDL-Based Platform for High Level NoC Switch Testing

Mahshid Sedghi, Armin Alaghi, Elnaz Koopabi, and Zainalabedin Navabi

Area Overhead and Test Time Co-Optimization through NoC Bandwidth Sharing

Fawnizu Azmadi Hussin, Tomokazu Yoneda, and Hideo Fujiiwara

Test Efficiency Analysis and Improvement for SOC Test Platforms

Tong-Yu Hsieh, Kuen-Jong Lee, and Jian-Jhih You

Block Marking and Updating Coding in Test Data Compression for SoC

Lei Zhang, Huaguo Liang, Wenfa Zhan, and Cuizun Jiang

Session 10C: Analog Production Test #1

Issues Regarding New Product Release in Semiconductor Manufacturing

Choon-Sang Chew

How the Noise Floor Affects the Production Yield

Akinori Manda

Integrated Test Solution for Embedded UHF/RF SOC

Sean Lu and Dee-Won Lee
Production Test of High Volume Commercial RFIC

Friedrich Taenzler

Session 11A: Delay Test (II)

Enhanced Broadside Testing for Improved Transition Fault Coverage

Irith Pomeranz and Sudhekar M. Reddy

On Generating Vectors that Invoke High Circuit Delays—Delay Testing and Dynamic Timing Analysis

I-De Huang and Sandeep K. Gupta

Test Generation for Timing-Critical Transition Faults

Xijiang Lin, Mark Kassab, and Janusz Rajski

Session 11B: Memory Test (II)

Testing Comparison Faults of Ternary Content Addressable Memories with Asymmetric Cells

Jin-Fu Li

Influence of Threshold Voltage Deviations on 90nm SRAM Core-Cell Behavior

Magali Bastian, Vincent Gouin, Patrick Girard, Christian Landrault, Alexandre Ney, Serge Pravossoudovitch, and Arnaud Virazel

Using FPGA Configuration Memory to Accelerate Yield Learning for Advanced Process

Jenny Fan, Xiao-Yu Li, and Ismed Hartanto

Session 11C: Analog Production Test #2

Bluetooth Hopping BER Testing Methodologies on a Production Test Platform

David Bement and David Karr

Understanding GSM/EDGE Modulated Signal Test on Cellular BB SOC

Deng Yue

Top 5 Issues in Practical Testing of High-Speed Interface Devices

Takahiro J. Yamaguchi

Special Sessions on Analog Production Test

Special Session: Analog Production Test

Fidel Muradali and Jochen Rönnir

Author Index

Call for Papers ATS 2008