<table>
<thead>
<tr>
<th>Name</th>
<th>Page</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>Acosta-Aponte, Axel</td>
<td>188</td>
<td>Efficient and Scalable CGRA-Based Implementation of Column-Wise Givens Rotation</td>
</tr>
<tr>
<td>Agrawal, Kunal</td>
<td>84</td>
<td>Performance Modeling for Highly-Threaded Many-Core GPUs</td>
</tr>
<tr>
<td>Ahonen, Tapani</td>
<td>131</td>
<td>Design of an Accelerator-Rich Architecture by Integrating Multiple Heterogeneous Coarse Grain Reconfigurable Arrays over a Network-on-Chip</td>
</tr>
<tr>
<td>Airoldi, Roberto</td>
<td>131</td>
<td>Design of an Accelerator-Rich Architecture by Integrating Multiple Heterogeneous Coarse Grain Reconfigurable Arrays over a Network-on-Chip</td>
</tr>
<tr>
<td>Akın, Berkin</td>
<td>248</td>
<td>Understanding the Design Space of DRAM-Optimized Hardware FFT Accelerators</td>
</tr>
<tr>
<td>Alrimeih, H.</td>
<td>48</td>
<td>Pipelined Modular Multiplier Supporting Multiple Standard Prime Fields</td>
</tr>
<tr>
<td>Altamimi, A.</td>
<td>68</td>
<td>Polar Baseband Receiver for Low-End WLAN</td>
</tr>
<tr>
<td>Andrade, João</td>
<td>264</td>
<td>Combining Flexibility with Low Power: Dataflow and Wide-Pipeline LDPC Decoding Engines in the Gbit/s Era</td>
</tr>
<tr>
<td>Andri, Renzo</td>
<td>25</td>
<td>SIRIOUS: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC</td>
</tr>
</tbody>
</table>

*The index continues on the next page...*
Antonopoulos, Christos D.
  153  On the Characterization of OpenCL Dwarfs on Fixed and Reconfigurable Platforms

Atasu, Kubilay
  1  Resource-Efficient Regular Expression Matching Architecture for Text Analytics

Ayguadé, Eduard
  240  PVMC: Programmable Vector Memory Controller
B

Badawi, Mohammad

30  Customizable Coarse-Grained Energy-Efficient Reconfigurable Packet Processing Architecture

Baer, Matthias

25  Sir10us: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC

Baniasadi, Amirali

108  A Case Against Small Data Types in GPGPUs

Basterretxea, Koldo

17  Adaptive Scalable SVD Unit for Fast Processing of Large LSE Problems

Becker, Tobias

36  Low Latency FPGA Acceleration of Market Data Feed Arbitration

Bellas, Nikolaos

153  On the Characterization of OpenCL Dwarfs on Fixed and Reconfigurable Platforms

Benini, Luca

25  Sir10us: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC

114  He-P2012: Architectural Heterogeneity Exploration on a Scalable Many-Core Platform

224  Exploring DMA-Assisted Prefetching Strategies for Software Caches on Multicore Clusters

Bhadouria, Vivek Singh

173  Domain-Specific Augmentations for High-Level Synthesis

Bigou, Karim

57  RNS Modular Multiplication Through Reduced Base Extensions

B continues on next page...
Bildosola, Iñaki
17  Adaptive Scalable SVD Unit for Fast Processing of Large LSE Problems

Börcsök, Josef
74  HICore1: “Safety on a Chip” Turnkey Solution for Industrial Control

Brooke, John Martin
178 Virtual Science on the Move: Interactive Access to Simulations on Supercomputers

Bushey, Robert
121 Function-Level Processor (FLP): Raising Efficiency by Operating at Function Granularity for Market-Oriented MPSoC
C

Chakraborty, Samarjit
256 Quality-Aware Video Decoding on Thermally-Constrained MPSoC Platforms

Chamberlain, Roger D.
72 Performance Modeling of Virtualized Custom Logic Computations
84 Performance Modeling for Highly-Threaded Many-Core GPUs

Chang, Yun-Nan
70 Design of a 2D Graphics Front-End Rendering Processor

Chattopadhyay, Anupam
188 Efficient and Scalable CGRA-Based Implementation of Column-Wise Givens Rotation

Choi, Yuk-Ming
9 Map-Reduce Processing of K-Means Algorithm with FPGA-Accelerated Computer Cluster

Conos, Nathaniel A.
100 Coordinated and Adaptive Power Gating and Dynamic Voltage Scaling for Energy Minimization

Conti, Francesco
114 He-P2012: Architectural Heterogeneity Exploration on a Scalable Many-Core Platform

Corre, Gwenolé
169 Efficient Application Mapping on CGRAs Based on Backward Simultaneous Scheduling/Binding and Dynamic Graph Transformations

Coussy, Philippe
169 Efficient Application Mapping on CGRAs Based on Backward Simultaneous Scheduling/Binding and Dynamic Graph Transformations

C continues on next page...
Cristal, Adrian
 240  PVMC: Programmable Vector Memory Controller
Cushon, Kevin
 219  Energy-Efficient Gear-Shift LDPC Decoders
D
D’Amora, Bruce
  178 Virtual Science on the Move: Interactive Access to Simulations on Supercomputers
Danani, Bob
  178 Virtual Science on the Move: Interactive Access to Simulations on Supercomputers
de Clercq, Ruan
  147 Secure Interrupts on Low-End Microcontrollers
de Dinechin, Florent
  41 Sum-of-Product Architectures Computing Just Right
Denholm, Stewart
  36 Low Latency FPGA Acceleration of Market Data Feed Arbitration
E
Epp, Mario
74  HICore1: “Safety on a Chip” Turnkey Solution for Industrial Control
Fahmy, Suhaib A.
186 A Scalable and Compact Systolic Architecture for Linear Solvers

Falcao, Gabriel
264 Combining Flexibility with Low Power: Dataflow and Wide-Pipeline LDPC Decoding Engines in the Gbit/s Era

Feng, Wu-chun
153 On the Characterization of OpenCL Dwarfs on Fixed and Reconfigurable Platforms

Franchetti, Franz
248 Understanding the Design Space of DRAM-Optimized Hardware FFT Accelerators
Gadioli, Davide
161 Evaluating Orthogonality Between Application Auto-Tuning and Run-Time Resource Management for Adaptive OpenCL Applications

Gangadharan, Deepak
256 Quality-Aware Video Decoding on Thermally-Constrained MPSoC Platforms

Gautschi, Michael
25 SIRIOUS: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC

Ghoshal, Dibyendu
173 Domain-Specific Augmentations for High-Level Synthesis

Giefers, Heiner
92 Analyzing the Energy-Efficiency of Dense Linear Algebra Kernels by Power-Profiling a Hybrid CPU/FPGA System

Götz, Stefan
74 HICore1: “Safety on a Chip” Turnkey Solution for Industrial Control

Gross, Warren J.
219 Energy-Efficient Gear-Shift LDPC Decoders

Guo, Ce
194 Pipelined Reconfigurable Accelerator for Ordinal Pattern Encoding
Hagleitner, Christoph
92  Analyzing the Energy-Efficiency of Dense Linear Algebra Kernels by Power-Profiling a Hybrid CPU/FPGA System

Haines, Robert
178  Virtual Science on the Move: Interactive Access to Simulations on Supercomputers

Hall, Michael J.
72  Performance Modeling of Virtualized Custom Logic Computations

Han, Junyi
178  Virtual Science on the Move: Interactive Access to Simulations on Supercomputers

Hannig, Frank
173  Domain-Specific Augmentations for High-Level Synthesis

Hayek, Ali
74  HICore1: “Safety on a Chip” Turnkey Solution for Industrial Control

Hemani, Ahmed
30  Customizable Coarse-Grained Energy-Efficient Reconfigurable Packet Processing Architecture

Hemati, Saied
219  Energy-Efficient Gear-Shift LDPC Decoders

Hoe, James C.
248  Understanding the Design Space of DRAM-Optimized Hardware FFT Accelerators

H continues on next page…
Hoffmann, Henry
131  Design of an Accelerator-Rich Architecture by Integrating Multiple Heterogeneous Coarse Grain Reconfigurable Arrays over a Network-on-Chip

Hu, Yong
192  A Customized GPU Acceleration of the Princeton Ocean Model

Huang, Xiaomeng
192  A Customized GPU Acceleration of the Princeton Ocean Model

Hussain, Tassadaq
240  PVMC: Programmable Vector Memory Controller

Hussain, Waqar
131  Design of an Accelerator-Rich Architecture by Integrating Multiple Heterogeneous Coarse Grain Reconfigurable Arrays over a Network-on-Chip
I

Inoue, Hiroaki
36  Low Latency FPGA Acceleration of Market Data Feed Arbitration

Isshiki, Tsuyoshi
82  Distributed Synchronization for Message-Passing Based Embedded Multiprocessors

Istoan, Matei
41  Sum-of-Product Architectures Computing Just Right

Ito, Ryo
190 Bandwidth Compression of Multiple Numerical Data Streams for High Performance Custom Computing
<table>
<thead>
<tr>
<th>J</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Jaic, Keerthan</td>
<td>180</td>
</tr>
<tr>
<td>A Practical Network Intrusion Detection System for Inline FPGAs on 10GbE Network Adapters</td>
<td></td>
</tr>
<tr>
<td>Jalili, Majid</td>
<td>232</td>
</tr>
<tr>
<td>A Compression-Based Morphable PCM Architecture for Improving Resistance Drift Tolerance</td>
<td></td>
</tr>
<tr>
<td>Joldes, Mioara</td>
<td>63</td>
</tr>
<tr>
<td>On the Computation of the Reciprocal of Floating Point Expansions Using an Adapted Newton-Raphson Iteration</td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>Page</td>
</tr>
<tr>
<td>-----------------------</td>
<td>------</td>
</tr>
<tr>
<td>Kaeslin, Hubert</td>
<td>25</td>
</tr>
<tr>
<td>Kastner, Ryan</td>
<td>202</td>
</tr>
<tr>
<td>Kim, Joo-Young</td>
<td>202</td>
</tr>
<tr>
<td>Krommydas, Konstantinos</td>
<td>153</td>
</tr>
<tr>
<td>Kunieda, Hiroaki</td>
<td>82</td>
</tr>
</tbody>
</table>
Lashgar, Ahmad  
108  A Case Against Small Data Types in GPGPUs

Li, Dongju  
82  Distributed Synchronization for Message-Passing Based Embedded Multiprocessors

Li, Yanhua  
182  An Approach of Processor Core Customization for Stencil Computation

Ling, Keck-Voon  
186  A Scalable and Compact Systolic Architecture for Linear Solvers

Liu, Dake  
210  Flexible Multistandard FEC Processor Design with ASIP Methodology

Liu, Yongchao  
184  SWAPHI: Smith-Waterman Protein Database Search on Xeon Phi Coprocessors

Lu, Zhonghai  
30  Customizable Coarse-Grained Energy-Efficient Reconfigurable Packet Processing Architecture

Luk, Wayne  
36  Low Latency FPGA Acceleration of Market Data Feed Arbitration  
182  An Approach of Processor Core Customization for Stencil Computation  
194  Pipelined Reconfigurable Accelerator for Ordinal Pattern Encoding
<table>
<thead>
<tr>
<th>Author</th>
<th>Page</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ma, Lin</td>
<td>84</td>
<td>Performance Modeling for Highly-Threaded Many-Core GPUs</td>
</tr>
<tr>
<td>Machmur, Bashier</td>
<td>74</td>
<td>HICore1: “Safety on a Chip” Turnkey Solution for Industrial Control</td>
</tr>
<tr>
<td>Maistri, Paolo</td>
<td>78</td>
<td>Randomized Windows for Secure Scalar Multiplication on Elliptic Curves</td>
</tr>
<tr>
<td>Mannor, Shie</td>
<td>219</td>
<td>Energy-Efficient Gear-Shift LDPC Decoders</td>
</tr>
<tr>
<td>Marongiu, Andrea</td>
<td>114</td>
<td>He-P2012: Architectural Heterogeneity Exploration on a Scalable Many-Core Platform</td>
</tr>
<tr>
<td>Martin</td>
<td>169</td>
<td>Efficient Application Mapping on CGRAs Based on Backward Simultaneous Scheduling/Binding and Dynamic Graph Transformations</td>
</tr>
<tr>
<td>Martinez-Corral, Unai</td>
<td>17</td>
<td>Adaptive Scalable SVD Unit for Fast Processing of Large LSE Problems</td>
</tr>
<tr>
<td>Massouri, Abdelbassat</td>
<td>41</td>
<td>Sum-of-Product Architectures Computing Just Right</td>
</tr>
<tr>
<td>Matai, Janarbek</td>
<td>202</td>
<td>Energy Efficient Canonical Huffman Encoding</td>
</tr>
<tr>
<td>McGuire, M.</td>
<td>68</td>
<td>Polar Baseband Receiver for Low-End WLAN</td>
</tr>
</tbody>
</table>

M continues on next page…
Meguerdichian, Saro
100  Coordinated and Adaptive Power Gating and Dynamic Voltage Scaling for Energy Minimization

Merchant, Farhad
188  Efficient and Scalable CGRA-Based Implementation of Column-Wise Givens Rotation

Modarressi, Mehdi
76   A Reconfigurable Network-on-Chip Architecture for Heterogeneous CMPs in the Dark-Silicon Era

Muehlberghuber, Michael
25   SIRI0US: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC

Muheim, Beat
25   SIRI0US: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC

Muller, Jean-Michel
63   On the Computation of the Reciprocal of Floating Point Expansions Using an Adapted Newton-Raphson Iteration
Nandy, S.K.
188  Efficient and Scalable CGRA-Based Implementation of Column-Wise Givens Rotation

Nurmi, Jari
131  Design of an Accelerator-Rich Architecture by Integrating Multiple Heterogeneous Coarse Grain Reconfigurable Arrays over a Network-on-Chip
Ong, Kevin S.H.
186  A Scalable and Compact Systolic Architecture for Linear Solvers

Owaida, Muhsen
153  On the Characterization of OpenCL Dwarfs on Fixed and Reconfigurable Platforms
Palermo, Gianluca
80  Virtual Semi-Concurrent Self-Checking for Heterogeneous MPSoC Architectures
161  Evaluating Orthogonality Between Application Auto-Tuning and Run-Time Resource Management for Adaptive OpenCL Applications

Palomar, Oscar
240  PVMC: Programmable Vector Memory Controller

Paone, Edoardo
161  Evaluating Orthogonality Between Application Auto-Tuning and Run-Time Resource Management for Adaptive OpenCL Applications

Peyret, Thomas
169  Efficient Application Mapping on CGRAs Based on Backward Simultaneous Scheduling/Binding and Dynamic Graph Transformations

Piessens, Frank
147  Secure Interrupts on Low-End Microcontrollers

Pilkington, Chuck
114  He-P2012: Architectural Heterogeneity Exploration on a Scalable Many-Core Platform

Pinto, Christian
224  Exploring DMA-Assisted Prefetching Strategies for Software Caches on Multicore Clusters

Polig, Raphael
92  Analyzing the Energy-Efficiency of Dense Linear Algebra Kernels by Power-Profiling a Hybrid CPU/FPGA System

P continues on next page…
Pontie, Simon
78  Randomized Windows for Secure Scalar Multiplication on Elliptic Curves

Popescu, Valentina
63  On the Computation of the Reciprocal of Floating Point Expansions Using an Adapted Newton-Raphson Iteration

Potkonjak, Miodrag
100  Coordinated and Adaptive Power Gating and Dynamic Voltage Scaling for Energy Minimization

Pratas, Frederico
264  Combining Flexibility with Low Power: Dataflow and Wide-Pipeline LDPC Decoding Engines in the Gbit/s Era
Q
(No authors)
R

Rakhmatov, D.

48  Pipelined Modular Multiplier Supporting Multiple Standard Prime Fields

68  Polar Baseband Receiver for Low-End WLAN

Rákossy, Zoltán Endre

188  Efficient and Scalable CGRA-Based Implementation of Column-Wise Givens Rotation
S
Salhi, Adel
178  Virtual Science on the Move: Interactive Access to Simulations on Supercomputers
Sami, Mariagiovanna
80   Virtual Semi-Concurrent Self-Checking for Heterogeneous MPSoC Architectures
Sano, Kentaro
190  Bandwidth Compression of Multiple Numerical Data Streams for High Performance Custom Computing
Sarbazi-Azad, Hamid
76   A Reconfigurable Network-on-Chip Architecture for Heterogeneous CMPs in the Dark-Silicon Era
232  A Compression-Based Morphable PCM Architecture for Improving Resistance Drift Tolerance
Sarma, Nilim
180  A Practical Network Intrusion Detection System for Inline FPGAs on 10GbE Network Adapters
Schellekens, Dries
147  Secure Interrupts on Low-End Microcontrollers
Schirner, Gunar
121  Function-Level Processor (FLP): Raising Efficiency by Operating at Function Granularity for Market-Oriented MPSoC
Schmid, Moritz
173  Domain-Specific Augmentations for High-Level Synthesis

S continues on next page…
Schmidt, Bertil
184  SWAPHI: Smith-Waterman Protein Database Search on Xeon Phi Coprocessors

Schreiber, Michael
74  HICore1: “Safety on a Chip” Turnkey Solution for Industrial Control

Silva, Vitor
264  Combining Flexibility with Low Power: Dataflow and Wide-Pipeline LDPC Decoding Engines in the Gbit/s Era

Silvano, Cristina
161  Evaluating Orthogonality Between Application Auto-Tuning and Run-Time Resource Management for Adaptive OpenCL Applications

Smith, Melissa C.
180  A Practical Network Intrusion Detection System for Inline FPGAs on 10GbE Network Adapters

So, Hayden Kwok-Hay
9  Map-Reduce Processing of K-Means Algorithm with FPGA-Accelerated Computer Cluster

Sousa, Leonel
264  Combining Flexibility with Low Power: Dataflow and Wide-Pipeline LDPC Decoding Engines in the Gbit/s Era

Stucki, Sven
25  SIRIOUS: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC
Tabkhi, Hamed
121  Function-Level Processor (FLP): Raising Efficiency by Operating at Function Granularity for Market-Oriented MPSoC

Takenaka, Takashi
36   Low Latency FPGA Acceleration of Market Data Feed Arbitration

Tanase, Alexandru
173  Domain-Specific Augmentations for High-Level Synthesis

Teich, Jürgen
173  Domain-Specific Augmentations for High-Level Synthesis
256  Quality-Aware Video Decoding on Thermally-Constrained MPSoC Platforms

Thevenin, Mathieu
169  Efficient Application Mapping on CGRAs Based on Backward Simultaneous Scheduling/Binding and Dynamic Graph Transformations

Tisserand, Arnaud
57   RNS Modular Multiplication Through Reduced Base Extensions

Tong, Ting-Chi
70   Design of a 2D Graphics Front-End Rendering Processor

Traber, Andreas
25   SIRI0US: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC
U

Ueno, Tomohiro
190  Bandwidth Compression of Multiple Numerical Data Streams for High Performance
     Custom Computing

Unsal, Osman
240  PVMC: Programmable Vector Memory Controller
Valero, Mateo
240  PVMC: Programmable Vector Memory Controller

Verbauwhede, Ingrid
147  Secure Interrupts on Low-End Microcontrollers
W

Wang, Xiaofang
139  Fault-Tolerant On-Chip Networking Through Adaptive Routing and Dynamic Partial Reconfiguration

Wehbe, Taimour
139  Fault-Tolerant On-Chip Networking Through Adaptive Routing and Dynamic Partial Reconfiguration

Weston, Stephen
194  Pipelined Reconfigurable Accelerator for Ordinal Pattern Encoding

Wu, Zhenzhi
210  Flexible Multistandard FEC Processor Design with ASIP Methodology
X

Xiao, Hao
  82  Distributed Synchronization for Message-Passing Based Embedded Multiprocessors

Xu, Shizhen
  192  A Customized GPU Acceleration of the Princeton Ocean Model
Yamamoto, Satoru
190  Bandwidth Compression of Multiple Numerical Data Streams for High Performance Custom Computing

Yang, Guangwen
182  An Approach of Processor Core Customization for Stencil Computation
192  A Customized GPU Acceleration of the Princeton Ocean Model

Yang, Jianfeng
182  An Approach of Processor Core Customization for Stencil Computation
<table>
<thead>
<tr>
<th>Author</th>
<th>Page</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zaccaria, Vittorio</td>
<td>161</td>
<td>Evaluating Orthogonality Between Application Auto-Tuning and Run-Time Resource Management for Adaptive OpenCL Applications</td>
</tr>
<tr>
<td>Zhang, Yan</td>
<td>192</td>
<td>A Customized GPU Acceleration of the Princeton Ocean Model</td>
</tr>
<tr>
<td>Zhang, Youhui</td>
<td>182</td>
<td>An Approach of Processor Core Customization for Stencil Computation</td>
</tr>
<tr>
<td>Zheng, Weimin</td>
<td>182</td>
<td>An Approach of Processor Core Customization for Stencil Computation</td>
</tr>
<tr>
<td>Zhu, Guanyu</td>
<td>82</td>
<td>Distributed Synchronization for Message-Passing Based Embedded Multiprocessors</td>
</tr>
</tbody>
</table>