## Table of Contents

**Message from the ASAP ’09 General and Technical Program Chairs**

Organizing Committee

---

### Session 1: Arithmetic

- Division Unit for Binary Integer Decimals
  - Tomás Lang and Alberto Nannarelli
  - Page 1

- A Combined Decimal and Binary Floating-Point Multiplier
  - Charles Tsen, Sonia González-Navarro, Michael Schulte, Brian Hickmann, and Katherine Compton
  - Page 8

- Parallel Prefix Ling Structures for Modulo $2^n-1$ Addition
  - Jun Chen and James E. Stine
  - Page 16

---

### Session 2: FPGA Applications

- A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
  - Weirong Jiang and Viktor K. Prasanna
  - Page 24

- Implementing a Highly Parameterized Digital PIV System on Reconfigurable Hardware
  - Abderrahmane Bennis, Miriam Leeser, and Gilead Tadmor
  - Page 32

---

### Session 3: Media and Image Processing

- Improving VLIW Processor Performance Using Three-Dimensional (3D) DRAM Stacking
  - Yangyang Pan and Tong Zhang
  - Page 38

- Specialization of the Cell SPE for Media Applications
  - Cor Meenderinck and Ben Juurlink
  - Page 46

- A Massively Parallel Coprocessor for Convolutional Neural Networks
  - Murugan Sankaradas, Venkata Jakkula, Srihari Cadambi, Srimat Chakradhar, Igor Durdanovic, Eric Cosatto, and Hans Peter Graf
  - Page 53
Session 4: FPGA Applications II

An FPGA-based Parallel Hardware Architecture for Real-Time Face Detection
Using a Face Certainty Map

Seunghun Jin, Dongkyun Kim, Thuy Tuong Nguyen, Bongjin Jun, Daijin Kim, and Jae Wook Jeon

Accelerating a Virtual Ecology Model with FPGAs

Julien Lamoureux, Tony Field, and Wayne Luk

Parallelized Architecture of Multiple Classifiers for Face Detection

Junguk Cho, Bridget Benson, Shahnam Mirzaei, and Ryan Kastner

Session 5: Arithmetic and Cryptography

Design and Implementation of a Radix-4 Complex Division Unit with Prescaling

Pouya Dormiani, Miloš D. Ercegovac, and Jean-Michel Muller

A Low Power High Performance Radix-4 Approximate Squaring Circuit

Satyendra R. Datla, Mitchell A. Thornton, and David W. Matula

A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms

Abdulhadi Shoufan, Thorsten Wink, Gregor Molter, Sorin Huss, and Falko Strentzke

Session 6: Application-Specific Integrated Circuits

An Input Triggered Polymorphic ASIC for H.264 Decoding

Adarsha Rao, Mythri Alle, Sainath V, Reyaz Shaik, Rajashekhar Chowhan, S. Sankaraiah, Sravanthi Mantha, S. K. Nandy, and Ranjani Narayan

A Power-Scalable Switch-Based Multi-processor FFT

Bassam Jamil Mohd and Earl E. Swartzlander Jr.

Session 7: Computational Biology

MSA-CUDA: Multiple Sequence Alignment on Graphics Processing Units with CUDA

Yongchao Liu, Bertil Schmidt, and Douglas L. Maskell

Parallel Discrete Event Simulation of Molecular Dynamics Through Event-Based Decomposition

Martin C. Herbordt, Md. Ashfaquzzaman Khan, and Tony Dean

NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs

Andreas K. Fidjeland, Etienne B. Roesch, Murray P. Shanahan, and Wayne Luk
Session 8: Tools and Design Aids

Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system ................................................................. 145
  Kevin Martin, Christophe Wolinski, Krzysztof Kuchcinski, Antoine Floch,
  and Francois Charot

A System Framework for the Design of Embedded Software Targeting
Heterogeneous Multi-core SoCs ................................................................ 153
  Xavier Guérin and Frédéric Pétrot

Impact of Loop Tiling on the Controller Logic of Acceleration Engines .......... 161
  Hritam Dutta, Jiali Zhai, Frank Hannig, and Jürgen Teich

Session 9: Application-Specific Instruction Processors

Evaluating Various Branch-Prediction Schemes for Biomedical-Implant
Processors ......................................................................................... 169
  Christos Strydis and Georgi N. Gaydadjiev

Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon
Processing ....................................................................................... 177
  Andreas Genser, Christian Bachmann, Christian Steger, Jos Hulzink,
  and Mladen Berekovic

Scalar Processing Overhead on SIMD-Only Architectures ......................... 183
  Arnaldo Azevedo Filho and Ben Juurlink

Posters

Integral Parallel Architecture & Berkeley's Motifs .................................... 191
  Mihaela Malita and Gheorghe Ţ Stefan

Application Specific Transistor Sizing for Low Power Full Adders .............. 195
  Fatemeh Eslami, Amirali Baniasadi, and Mostafa Farahani

Reconfigurable SWP Operator for Multimedia Processing .......................... 199
  Shafqat Khan, Emmanuel Casseau, and Daniel Menard

Filtering Global History: Power and Performance Efficient Branch Predictor ......................................................... 203
  Raid Ayoub and Alex Orailoglu

Efficient Implementation of Carry-Save Adders in FPGAs .......................... 207
  Javier Hormigo, Manuel Ortiz, Francisco Quiles, Francisco J. Jaime,
  Julio Villalba, and Emilio L. Zapata

Acceleration of Multiresolution Imaging Algorithms: A Comparative Study .................................................. 211
  Richard Membarth, Philipp Kutzer, Hritam Dutta, Frank Hannig, and Jürgen Teich

A High-Performance Hardware Architecture for Spectral Hash Algorithm .................................................. 215
  Ray C.C. Cheung, Çetin K. Koç, and John D. Villasenor

P3FSM: Portable Predictive Pattern Matching Finite State Machine ............ 219
  Lucas Vespa, Mini Mathew, and Ning Weng

Run-Time Detection of Malwares via Dynamic Control-Flow Inspection ...... 223
  Yong-Joon Park, Zhao Zhang, and Songqing Chen
A 16-context Optically Reconfigurable Gate Array .................................................................227
  Mao Nakajima and Minoru Watanabe

Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained
Reconfigurable Architecture ..................................................................................................231
  Cao Liang and Xinming Huang

An Area-Efficient LDPC Decoder Architecture and Implementation for CMMB
Systems ....................................................................................................................................235
  Kai Zhang, Xinming Huang, and Zhongfeng Wang

Author Index ................................................................................................................................239