# Table of Contents

IEEE International Conference on Application-Specific Systems, Architectures and Processors — ASAP’97

**Message from the General Chair** ........................................................................................................... xi
**Technical Program Committee** ............................................................................................................ xii

**Introduction to the Conference**

*The Organizers*

**Keynote**

A Visual Computing Environment for Very Large Scale Biomolecular Modeling ........................................ 3
  *M. Zeller, J. Phillips, A. Dalke, W. Humphrey, K. Schulten
  R. Sharma, T. Huang, V. Pavlovic, Y. Zhao, Z. Lo, S. Chu*

**Regular Architectures**

On Computing with Locally Interconnected Architectures in Atomic/Nanoelectronic Systems .......................... 14
  *V. Roychowdhury, M. Anantra*

Realization of a Nonlinear Digital Filter on a DSP Processor ........................................................................ 24
  *H. Kwan, E. Powers, E. Swartzlander, Jr.*

A Linear Array Parallel Image Processor: SliM-II ....................................................................................... 34
  *H. Chang, S. Ong, M. Sunwoo*

A Massively Parallel Implementation of the Watershed Based on Cellular Automata .................................... 42
  *D. Noguet*

A Strategy for Determining a Jacobi Specific Dataflow Processor .................................................................. 53
  *E. Rijpkema, G. Hekstra, E. Deprettere, J. Ma*

**Special Session: Architectures for Video Coding**

Organizers: L. Chen, P. Pirsch

Array Placement for Storage Size Reduction in Embedded Multimedia Systems .......................................... 66
  *E. De Greef, F. Catthoor, H. De Man*

Buffer Size Optimization for Full-Search Block Matching Algorithms ....................................................... 76
  *Y. Yeh, C. Lee*
A VLSI Architecture for Image Geometrical Transformations using an Embedded Core Based Processor
C. Miro, N. Darbel, R. Pacalet, V. Paquet

86

A Flexible Data-Interlacing Architecture for Full-Search Block-Matching Algorithm
L. Chen, Y. Lai, Y. Lee

96

Arithmetic

New Arithmetic Coder/Decoder Architectures Based on Pipelining
R. Osorio, J. Bruguera

106

Processor Elements for the Standard Cell Implementation of Residue Number Systems
A. Drolshagen, H. Henkelmann, W. Anheier

116

Low Latency Word Serial CORDIC
J. Villalba, T. Lang

124

CORDIC-Based Computation of ArcCos and ArcSin
T. Lang, E. Antelo

132

Accurate Function Approximations by Symmetric Table Lookup and Addition
M. Schulte, J. Stine

144

Low Power CORDIC Implementation using Redundant Number Representation
C. Schimpfle, S. Simon, J. Nossek

154

Efficient Implementation of Rotation Operations for High Performance QRD-RLS Filtering
B. Haller, J. Götz, J. Cavallaro

162

Keynote

Architectural Approaches for Video Compression
P. Pirsch

176

Array Synthesis

A Logical Framework to Prove Properties of Alpha Programs
L. Bougé, D. Cachera

187

Determination of the Processor Functionality in the Design of Processor Arrays
D. Fimmel, R. Merker

199

Three-Dimensional Orthogonal Tile Sizing Problem: Mathematical Programming Approach
R. Andonov, N. Yanev, H. Bourzoufi

209
Scheduling in Co-Partitioned Array Architectures
U. Eckhardt, R. Merker

Tiling with Limited Resources
P. Calland, J. Dongarra, Y. Robert

Libraries of Schedule-Free Operators in Alpha
F. de Dinechin

Special Session: Mapping Models of Computation to Architectures
Organizers: E. Deprettere, B. Evans, K. Vissers

Optimized Software Synthesis for Synchronous Dataflow
S. Bhattacharyya, P. Murthy, E. Lee

The Processing Graph Method Tool (PGMT)
R. Stevens

Algorithm and Architecture-Level Design Space Exploration using Hierarchical Data Flows
H. Peixoto, M. Jacome

Mapping Multirate Dataflow to Complex RT Level Hardware Models
J. Horstmannshoff, T. Grotker, H. Meyr

Design Methodology I

Heterogeneous Multiprocessor Scheduling and Allocation using Evolutionary Algorithms
C. Reuter, M. Schwiegershausen, P. Pirsch

A Methodology for User-Oriented Scalability Analysis
D. Royo, M. Valero-Garcia, A. González, C. Martí

Performance Model of the Argonne Voyager Multimedia Server
T. Disz, R. Olson, R. Stevens

PART: A Partitioning Tool for Efficient use of Distributed Systems
V. Taylor, J. Chen

An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures
B. Kienhuis, E. Deprettere, K. Vissers, P. van der Wolf

Automatic Data Mapping of Signal Processing Applications
C. Ancourt, D. Barthou, C. Guettier, F. Irigoin, B. Jeannet, J. Jourdan, J. Mattioli
Keynote

Configurable Computing: The Catalyst for Future High-Performance Architectures
C. Ebeling, D. Cronquist, P. Franklin

Systems and Applications

Fast Arithmetic and Fault Tolerance in the FERMI System
L. Breveglieri, L. Dadda, V. Piuri

A Multiprocessor System for Real Time High Resolution Image Correlation
M. Cavadini, M. Wosniza, M. Thaler, G. Tröster

A Novel Sequencer Hardware for Application Specific Computing
R. Hartenstein, J. Becker, M. Herz, U. Nadeldinger

An FPGA Based Implementation of an Intravenous Infusion Controller System
C. de Araújo, M. dos Santos, E. Barros

Conception and Design of a RISC CPU for the use as Embedded Controller within a
Parallel Multimedia Architecture
S. Dogimont, M. Gumm, F. Momberts, D. Mlynek, A. Torielli

A Dedicated Circuit for Charged Particles Simulation using the
Monte Carlo Method
A. Negoi, A. Guyot, J. Zimmermann

A Modular Element for Shared Buffer ATM Switch Fabrics
M. Parks

Special Session: Design Methodology II
Organizer: G. Fettweis

A Datapath Generator for Full-Custom Macros of Iterative Logic Arrays
M. Gunsen, F. Richter, O. Weiss, T. Noll

On Core and More: A Design Perspective for Systems-on-a-Chip
S. Pecis, M. Vaupel, M. Zivojnovic, H. Meyr

ADPCM Codec: From System Level Description to Versatile
HDL Model
H. Dawid, K. Koch, J. Stahl

Design Methodology for Digital Signal Processing
G. Fettweis
Image Processing and Filtering

A Flexible VLSI Architecture for Variable Block Size Segment Matching with Luminance Correction

\[ \text{P. Kuhn, A. Weisgerber, R. Poppenwimmer, W. Stechele} \]

Implementation of Orthogonal Wavelet Transforms and their Applications

\[ \text{P. Rieder, J. Nossek} \]

An Efficient Architecture for the in Place Fast Cosine Transform

\[ \text{M. Sánchez, J. López, O. Plata, E. Zapata} \]

An Efficient Video Decode Design for MPEG-2 MP@ML

\[ \text{J. Li, N. Ling} \]

An Optimized Coefficient Update Processor for High-Throughput Adaptive Equalizers

\[ \text{C. Lütkemeyer, T. Noll} \]

Discrete Lagrangian Method for Optimizing the Design of Multiplierless QMF Filter Banks

\[ \text{B. Wah, Y. Shang, Z. Wu} \]

Index of Authors
General Chairs’ Message

The 1997 International Conference on Application-Specific Systems, Architectures and Processors (ASAP’97) is the 11th of a series of conferences dedicated to topics related to applications, design and technology of special-purpose systems. It took place at the ETH in Zurich, Switzerland on July 14 through 16, 1997. This book contains the papers presented at the conference.

Starting with last year’s ASAP’96, when the current name was first used, this conference has become a forum for the presentation of issues, concepts and case-studies of application-specific design of systems and their components. In an age when Commodity-Off-The-Shelf (COTS) technology offers a large number of devices at low production costs, it remains nevertheless important to understand when and how to combine such devices in order to build a dedicated system. It is also apparent that increasingly many applications are so demanding or novel that they still can not be adequately addressed by COTS parts. Finally, new technologies are arising which, while not yet ready for general-purpose computing, offer unique opportunities for the implementation of application-specific components whose performance (in a broad sense) surpasses that of COTS by orders of magnitude. The last three sentences are timeless in the sense that they would hold true twenty years ago and are likely to remain pertinent in 2020 and beyond. We hope that ASAP meetings will continue to provide an opportunity for researchers, engineers and system builders to report and learn the latest developments in this dynamic and yet ageless field.

This year’s program includes a rich set of topics and outstanding papers by distinguished authors. Applications include multimedia, signal processing, medicine and embedded control systems. A significant part of the conference addresses design tools and methodologies which, ultimately, bring technology to serve an application correctly and dependably. The creation of such an exciting program would not be possible without the help of the Program Chairs, Valerie Taylor, Tobias Noll and Kees Vissers. Our sincere thanks for their efforts. Thanks are also to Jürgen Teich for his help with local arrangements and Monica Fricker and Cathy Tanner for secretarial support.

Lothar Thiele and José Fortes
Technical Program Committee

General Chairs
Lothar Thiele, EE Department, ETH Zurich, Zurich (CH)
José Fortes, ECE Department, Purdue University, West Lafayette (USA)

Program Chairs
Kees Vissers, Philips Research Lab., Eindhoven (NL)
Valerie Taylor, ECE Department, Northwestern University, Evanston (USA)
Tobias Noll, Rogowski Institute, RWTH Aachen, Aachen (D)

Local Chair
Jürgen Teich, EE Department, ETH Zurich, Zurich (CH)

Magdy Bayoumi
Wayne Burleson
Peter Capello
Francky Catthoor
Liang-Gee Chen
Luigi Dadda
Ed Deprettere
Milos Ercegovac
Gerhard Fettweis
Bill Gropp
Bruce Holmer
Kazuhiro Ito
Graham Jullien
Sayfe Kiaei
Israel Koren
S.Y. Kung
Hiroaki Kunieda
Tomas Lang
Edward Lee
Wayne Luk
John McCanny
J.-Michel Muller
Takao Nishitani
Tobias Noll
Peter Pirsch
Wojtek Przytula
Patrice Quinton
Sanjay Rajopadhye
Vishwani Roychowdhury
Yves Robert
Matthias Schoebinger
Thanos Stouraitis
Earl Swartzlander
Alex Vaidenbaum
Mateo Valero
Kees Vissers
Benjamin Wah
Kung Yao
Pen Yew
Eberhard Zehendner