The Community for Technology Leaders
ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2006) (2006)
San Jose, CA
Dec. 3, 2006 to Dec. 5, 2006
ISBN: 1-59593-580-0
TABLE OF CONTENTS

A proposed architecture for the GENI backbone platform (Abstract)

J.S. Turner , Appl. Res. Lab., Washington Univ. in St. Louis, St. Louis, MO
pp. 1-10

Towards an efficient switch architecture for high-radix switches (Abstract)

G. Mora , Tech. Univ. of Valencia, Valencia
J. Flich , Tech. Univ. of Valencia, Valencia
J. Duato , Tech. Univ. of Valencia, Valencia
P. Lopez , Tech. Univ. of Valencia, Valencia
E. Baydal , Tech. Univ. of Valencia, Valencia
pp. 11-20

A practical fast parallel routing architecture for Clos networks (Abstract)

S.Q. Zheng , Dept. of Comput. Sci., Univ. of Texas-Dallas, Richardson, TX
pp. 21-30

Design of a web switch in a reconfigurable platform (Abstract)

C. Kachris , Dept. of Electr. Eng., Math. & Comput. Sci., Delft Univ. of Technol., Delft
S. Vassiliadis , Dept. of Electr. Eng., Math. & Comput. Sci., Delft Univ. of Technol., Delft
pp. 31-40

CAMP (Abstract)

S. Kumar , Washington Univ., St. Louis, MO
M. Becchi , Washington Univ., St. Louis, MO
P. Crowley , Washington Univ., St. Louis, MO
J. Turner , Washington Univ., St. Louis, MO
pp. 51-60

Fast packet classification using bloom filters (Abstract)

S. Dharmapurikar , Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO
Haoyu Song , Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO
J. Turner , Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO
J. Lockwood , Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO
pp. 61-70

Efficient memory utilization on network processors for deep packet inspection (Abstract)

P. Piyachon , Dept. of Electr. & Comput. Eng., Univ. of Massachusetts Lowell Lowell, Lowell, MA
Yan Luo , Dept. of Electr. & Comput. Eng., Univ. of Massachusetts Lowell Lowell, Lowell, MA
pp. 71-80

Advanced algorithms for fast and scalable deep packet inspection (Abstract)

S. Kumar , Washington Univ., St. Louis, MO
J. Turner , Washington Univ., St. Louis, MO
pp. 81-92

Symerton--using virtualization to accelerate packet processing (Abstract)

A.R. Kunze , Intel Corp. Technol. Group, Hillsboro, OR
S.D. Goglin , Intel Corp. Technol. Group, Hillsboro, OR
E.J. Johnson , Intel Corp. Technol. Group, Hillsboro, OR
pp. 133-142
82 ms
(Ver 3.3 (11022016))