The Community for Technology Leaders
Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers (1994)
Pacific Grove, CA, USA
Oct. 31, 1994 to Nov. 2, 1994
ISSN: 1058-6393
ISBN: 0-8186-6405-3
pp: 1393-1397
H. Kwan , Trimble Navigation, Austin, TX, USA
R.L. Nelson , Trimble Navigation, Austin, TX, USA
E.E. Swartzlander , Trimble Navigation, Austin, TX, USA
ABSTRACT
We propose a new scheme for the Texas Instruments SN54182/SN74182 lookahead-carry generator. The SN54182/SN74182 provides a redundant carry output, C/sub n+x/. Our re-design provides an alternative to the original design that improves the performance of adder implementations. We analyze gate delays of lookahead adders with sizes of 16, 32 and 64 bits. The examine both CMOS-AISC vendor technology and standard TTL implementations, in all cases, gate delays of sum and carry bits are improved.<>
INDEX TERMS
carry logic, digital arithmetic, delays, adders, application specific integrated circuits, CMOS logic circuits, transistor-transistor logic
CITATION

H. Kwan, R. Nelson and E. Swartzlander, "A new design for a lookahead carry generator," Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers(ACSSC), Pacific Grove, CA, USA, 1995, pp. 1393-1397.
doi:10.1109/ACSSC.1994.471686
95 ms
(Ver 3.3 (11022016))