The Community for Technology Leaders
Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers (1994)
Pacific Grove, CA, USA
Oct. 31, 1994 to Nov. 2, 1994
ISSN: 1058-6393
ISBN: 0-8186-6405-3
pp: 1046-1051
S. Sriram , California Univ., Berkeley, CA, USA
E.A. Lee , California Univ., Berkeley, CA, USA
ABSTRACT
In statically scheduled multiprocessors inter-processor communication resources can be scheduled by determining, at compile time, the order in which processors require access to shared resources and enforcing this order at run time. We show how to choose an access order such that, under certain assumptions, imposing that order incurs no performance penalty.<>
INDEX TERMS
shared memory systems, digital signal processing chips, data flow graphs, processor scheduling, resource allocation
CITATION

S. Sriram and E. Lee, "Statically sceduling communication resources in multiprocessor DSP architectures," Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers(ACSSC), Pacific Grove, CA, USA, 1995, pp. 1046-1051.
doi:10.1109/ACSSC.1994.471619
95 ms
(Ver 3.3 (11022016))