The Community for Technology Leaders
Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers (1994)
Pacific Grove, CA, USA
Oct. 31, 1994 to Nov. 2, 1994
ISSN: 1058-6393
ISBN: 0-8186-6405-3
pp: 550-554
J. Wang , VLSI Res. Group, Windsor Univ., Ont., Canada
Z. Wang , VLSI Res. Group, Windsor Univ., Ont., Canada
G.A. Jullien , VLSI Res. Group, Windsor Univ., Ont., Canada
S.S. Bizzan , VLSI Res. Group, Windsor Univ., Ont., Canada
W. Luo , VLSI Res. Group, Windsor Univ., Ont., Canada
W.C. Miller , VLSI Res. Group, Windsor Univ., Ont., Canada
ABSTRACT
Delay minimization of carry look-ahead adders using the enhanced multiple output domino logic (EMODL), is investigated. Delay versus tree height, using an analytical transistor sizing technique, is analyzed, and the trade-off between the tree height and the number of stages is discussed. Four architectures for a 32-bit adder are compared at the layout level and experiments show that the number of stages is more critical for delay optimization. Mask level simulations predict an aggressive 2.1 ns critical path for the best architecture using a 1.2 micron CMOS technology. The simulation procedure is verified by fabrication.<>
INDEX TERMS
carry logic, digital arithmetic, CMOS logic circuits, adders, circuit optimisation, circuit analysis computing, integrated circuit layout
CITATION

J. Wang, Z. Wang, G. Jullien, S. Bizzan, W. Luo and W. Miller, "Circuit driven delay optimization of EMODL carry lookahead adders," Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers(ACSSC), Pacific Grove, CA, USA, 1995, pp. 550-554.
doi:10.1109/ACSSC.1994.471513
96 ms
(Ver 3.3 (11022016))