Issue No. 02 - Mar.-Apr. (2014 vol. 34)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2014.12
Lucian Codrescu , Qualcomm
Willie Anderson , Qualcomm
Suresh Venkumanhanti , Qualcomm
Mao Zeng , Qualcomm
Erich Plondke , Qualcomm
Chris Koob , Qualcomm
Ajay Ingle , Qualcomm
Charles Tabony , Qualcomm
Rick Maule , Qualcomm
Heterogeneous computing is essential for mobile products to meet power and performance targets. The Qualcomm Hexagon DSP, now in its fifth generation, is used for both modem processing and multimedia acceleration. By offloading multimedia tasks such as voice, audio, sensor, and image processing from the CPU to the DSP, Hexagon achieves significant power savings. Hexagon features a unique architecture that combines application-specific instructions, a VLIW instruction set architecture, and hardware multithreading. The design approach is to maximize work per cycle for performance, but run at modest clock speeds and focus the implementation on low power. This article provides an overview of the Hexagon architecture. The processor is designed to deliver far superior energy efficiency compared to mobile CPU alternatives and thereby help achieve long battery life for important mobile applications.
Program processors, Instruction sets, Digital signal processing, Instruction sets, Multimedia communication, Computer architecture
L. Codrescu et al., "Hexagon DSP: An Architecture Optimized for Mobile Multimedia and Communications," in IEEE Micro, vol. 34, no. 2, pp. 34-43, 2014.