The Community for Technology Leaders
Green Image
Issue No. 05 - Sept.-Oct. (2013 vol. 33)
ISSN: 0272-1732
pp: 30-37
Nathaniel Pinckney , University of Michigan
Ronald G. Dreslinski , University of Michigan
Korey Sewell , University of Michigan
David Fick , University of Michigan
Trevor Mudge , University of Michigan
Dennis Sylvester , University of Michigan
David Blaauw , University of Michigan
Supply-voltage scaling has stagnated in recent technology nodes, leading to so-called dark silicon. To increase overall chip multiprocessor (CMP) performance, it is necessary to improve the energy efficiency of individual tasks so that more tasks can be executed simultaneously within thermal limits. In this article, the authors investigate the limit of voltage scaling together with task parallelization to maintain task completion latency while reducing energy consumption. Additionally, they examine improvements in energy efficiency and parallelism when serial portions of code can be overcome through quickly boosting a core's operating voltage. When accounting for parallelization overheads, minimum task energy is obtained at near-threshold supply voltages across six commercial technology nodes and provides 4× improvement in overall CMP performance. Boosting is most effective when the task is modestly parallelizable but not highly parallelizable.
Energy efficiency, Boosting, Transistors, Silicon, Semiconductor device manufacture, Logic gates, Parallel processing, Voltage control

N. Pinckney et al., "Limits of Parallelism and Boosting in Dim Silicon," in IEEE Micro, vol. 33, no. 5, pp. 30-37, 2013.
179 ms
(Ver 3.3 (11022016))