Issue No. 04 - July-Aug. (2013 vol. 33)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2013.52
Charles R. Lefurgy , IBM
Alan J. Drake , IBM
Michael S. Floyd , IBM
Malcolm S. Allen-Ware , IBM
Bishop Brock , IBM
Jose A. Tierno , Apple
John B. Carter , IBM
Robert W. Berry , IBM
Microprocessor voltage levels traditionally include substantial margin to ensure reliable operation despite variations in manufacturing, workload, and environmental parameters. This margin allows the microprocessor to function correctly during worst-case conditions, but during typical operation it is larger than necessary and wastes energy. The authors present a mechanism that reduces excess voltage margin by introducing a critical-path monitor (CPM) circuit that measures available timing margin in real time; coupling the CPM output to the clock generation circuit to rapidly adjust clock frequency in response to excess or inadequate timing margin; and adjusting the processor voltage level periodically in firmware to achieve a specified average clock frequency target. They first demonstrated this mechanism in an IBM Power7 server and proved its effectiveness in the Power7+ product. Power consumption on the VDD rail was reduced by 11 percent for SPEC CPU2006 workloads with negligible performance loss yet increased protection against noise events.
Voltage control, Microprocessors, Frequency control, Program processors, Voltage measurement, Frequency measurement, Power7+, performance and reliability, measurement, performance, design, reliability, experimentation, timing margin, energy efficient, critical path, digital phase-lock loop, voltage speculation
R. W. Berry et al., "Active Guardband Management in Power7+ to Save Energy and Maintain Reliability," in IEEE Micro, vol. 33, no. , pp. 35-45, 2013.