The Community for Technology Leaders
RSS Icon
Issue No.04 - July-Aug. (2013 vol.33)
pp: 26-34
David J. Palframan , University of Wisconsin-Madison
Nam Sung Kim , University of Wisconsin-Madison
Mikko H. Lipasti , University of Wisconsin-Madison
Resilience to defects and parametric variations is of the utmost concern for future technology generations. Traditional redundancy to repair defects, however, can incur performance penalties owing to multiplexing. This article presents a processor design that incorporates bit-sliced redundancy along the data path. This approach makes it possible to tolerate defects without hurting performance, because the same bit offset is left unused throughout the execution core. In addition, the authors use this approach to enhance performance by avoiding excessively slow critical paths created by random delay variations. Adding a single bit slice, for instance, can reduce the delay overhead of random process variations by 10 percent while providing fault tolerance for 15 percent of the execution core.
Hardware, Path planning, Performance evaluation, Circuit faults, Redundancy, Program processors, Fault tolerance, critical path, fault tolerance, hardware, performance, redundant design, reliability, Spare RIBs, within-die variation
David J. Palframan, Nam Sung Kim, Mikko H. Lipasti, "Resilient High-Performance Processors with Spare RIBs", IEEE Micro, vol.33, no. 4, pp. 26-34, July-Aug. 2013, doi:10.1109/MM.2013.72
1. D.J. Palframan, N.S. Kim, and M.H. Lipasti, "Mitigating Random Variation with Spare RIBs: Redundant Intermediate Bitslices," Proc. 42nd Ann. IEEE/IFIP Int'l Conf. Dependable Systems and Networks (DSN 12), IEEE CS, 2012, pp. 1-11.
2. K. Bowman, S. Duvall, and J. Meindl, "Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration," IEEE J. Solid-State Circuits, Feb. 2002, pp. 183-190.
3. J. Tschanz et al., "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," Proc. IEEE Int'l Solid-State Circuits Conf., IEEE CS, 2002, pp. 422-478.
4. S. Sarangi et al., "EVAL: Utilizing Processors with Variation-Induced Timing Errors," Proc. 41st IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS, 2008, pp. 423-434.
5. X. Liang and D. Brooks, "Mitigating the Impact of Process Variations on Processor Register Files and Execution Units," Proc. 39th IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS, 2006, pp. 504-514.
6. E. Chun et al., "Shapeshifter: Dynamically Changing Pipeline Width and Speed to Address Process Variations," Proc. 41st IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS, 2008, pp. 411-422.
7. A. Tiwari, S.R. Sarangi, and J. Torrellas, "ReCycle: Pipeline Adaptation to Tolerate Process Variation," Proc. 34th Ann. Int'l Symp. Computer Architecture (ISCA 07), ACM, 2007, pp. 323-334.
8. P. Shivakumar et al., "Exploiting Microarchitectural Redundancy for Defect Tolerance," Proc. 21st Int'l Conf. Computer Design, IEEE CS, 2003, pp. 481-488.
9. N. Muralimanohar, R. Balasubramonian, and N.P. Jouppi, CACTI 6.0: A Tool to Model Large Caches, tech. report HPL-2009-85, HP Laboratories, 2009.
19 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool