The Community for Technology Leaders
Green Image
Issue No. 03 - May-June (vol. 33)
ISSN: 0272-1732
From the Editor in Chief

Ten Years of Top Picks (HTML)

Erik R. Altman , Thomas J. Watson Research Center
pp. 2
Guest Editors' Introduction
Top Picks

Designing for Responsiveness with Computational Sprinting (Abstract)

Milo M.K. Martin , University of Pennsylvania
Kevin P. Pipe , University of Michigan
Marios Papaefthymiou , University of Michigan
Anuj Chandawalla , University of Michigan
Yixin Luo , University of Michigan
Arun Raghavan , University of Pennsylvania
Thomas F. Wenisch , University of Michigan
pp. 8-15

Neural Acceleration for General-Purpose Approximate Programs (Abstract)

Doug Burger , Microsoft Research
Luis Ceze , University of Washington
Hadi Esmaeilzadeh , University of Washington
Adrian Sampson , University of Washington
pp. 16-27

Scaling the Energy Proportionality Wall with KnightShift (Abstract)

Murali Annavaram , University of Southern California
Daniel Wong , University of Southern California
pp. 28-37

Hardware-Enforced Comprehensive Memory Safety (Abstract)

Steve Zdancewic , University of Pennsylvania
Milo M.K. Martin , University of Pennsylvania
Santosh Nagarakatte , Rutgers University
pp. 38-47

Inspection-Resistant Memory Architectures (Abstract)

Vinod Vaikuntanathan , University of Toronto
Timothy Sherwood , University of California, Santa Barbara
Daniel Shumow , Microsoft Research
Seny Kamara , Microsoft Research
Jonathan Kaveh Valamehr , University of California, Santa Barbara
Andrew Putnam , Microsoft Research
Melissa Chase , Microsoft Research
pp. 48-56

Relyzer: Application Resiliency Analyzer for Transient Faults (Abstract)

Siva Kumar Sastry Hari , University of Illinois at Urbana-Champaign
Sarita V. Adve , University of Illinois at Urbana-Champaign
Helia Naeimi , Intel
pp. 58-66

A Quantitative, Experimental Approach to Measuring Processor Side-Channel Security (Abstract)

John Demme , Columbia University
Robert Martin , Columbia University
Adam Waksman , Columbia University
Simha Sethumadhavan , Columbia University
pp. 68-77

Cache-Conscious Thread Scheduling for Massively Multithreaded Processors (Abstract)

Timothy G. Rogers , University of British Columbia
Tor M. Aamodt , University of British Columbia
Mike O'Connor , AMD Research
pp. 78-85

Parallel Block Vectors: Collection, Analysis, and Uses (Abstract)

Melanie Kambadur , Columbia University
Martha A. Kim , Columbia University
Kui Tang , Columbia University
pp. 86-94

A Safety-First Approach to Memory Models (Abstract)

Madanlal Musuvathi , Microsoft Research
Satish Narayanasamy , University of Michigan
Daniel Marino , Symantec Research Labs
Todd Millstein , University of California
Abhayendra Singh , University of Michigan
pp. 96-104

Programmable DDRx Controllers (Abstract)

Engin Ipek , University of Rochester
Mahdi Nazm Bojnordi , University of Rochester
pp. 106-115
Micro Review
Micro Economics

Differentiated Platforms (Abstract)

Shane Greenstein , Kellogg School of Management
pp. 120
94 ms
(Ver 3.1 (10032016))