The Community for Technology Leaders
Green Image
Issue No. 03 - May/June (2012 vol. 32)
ISSN: 0272-1732
pp: 48-59
Salil V. Wadhavkar , North Carolina State University
Hashem H. Najaf-abadi , North Carolina State University
Tanmay A. Shah , North Carolina State University
Brandon H. Dwiel , North Carolina State University
Jayneel Gandhi , North Carolina State University
Niket K. Choudhary , North Carolina State University
Sandeep Navada , North Carolina State University
Hiran Mayukh , North Carolina State University
Eric Rotenberg , North Carolina State University
ABSTRACT
Providing multiple superscalar core types on a chip, each tailored to different classes of instruction-level behavior, is an exciting direction for increasing processor performance and energy efficiency. Unfortunately, processor design and verification effort increases with each additional core type, limiting the microarchitectural diversity that can be practically implemented. FabScalar aims to automate superscalar core design, opening up processor design to microarchitectural diversity and its many opportunities.
INDEX TERMS
superscalar processors, instruction-level parallelism, ILP, heterogeneous (asymmetric) multicore, specialization, design automation
CITATION
Salil V. Wadhavkar, Hashem H. Najaf-abadi, Tanmay A. Shah, Brandon H. Dwiel, Jayneel Gandhi, Niket K. Choudhary, Sandeep Navada, Hiran Mayukh, Eric Rotenberg, "FabScalar: Automating Superscalar Core Design", IEEE Micro, vol. 32, no. , pp. 48-59, May/June 2012, doi:10.1109/MM.2012.23
108 ms
(Ver )