The Community for Technology Leaders
Green Image
Issue No. 04 - July/August (2011 vol. 31)
ISSN: 0272-1732
pp: 16-29
Mircea R. Stan , University of Virginia
Kevin Skadron , University of Virginia
Wei Huang , IBM Research - Austin
Karthick Rajamani , IBM Research - Austin
ABSTRACT
<p>The past few years have witnessed high-end processors with increasing numbers of cores and larger dies. With limited instruction-level parallelism, chip power constraints, and technology-scaling limitations, designers have embraced multiple cores rather than single-core performance scaling to improve chip throughput. This article examines whether this approach is sustainable by scaling from a state-of-the-art big-chip design point using analytical models.</p>
INDEX TERMS
big chips, technology scaling, many-core processor, power, temperature, area, design constraints, cooling solution, processor architecture, system architecture
CITATION
Mircea R. Stan, Kevin Skadron, Wei Huang, Karthick Rajamani, "Scaling with Design Constraints: Predicting the Future of Big Chips", IEEE Micro, vol. 31, no. , pp. 16-29, July/August 2011, doi:10.1109/MM.2011.42
92 ms
(Ver 3.1 (10032016))