The Community for Technology Leaders
RSS Icon
Issue No.04 - July/August (2011 vol.31)
pp: 6-15
Nikos Hardavellas , Northwestern University
Michael Ferdman , Carnegie Mellon University
Babak Falsafi , École Polytechnique Fédérale de Lausanne
Anastasia Ailamaki , École Polytechnique Fédérale de Lausanne
<p>Server chips will not scale beyond a few tens to low hundreds of cores, and an increasing fraction of the chip in future technologies will be dark silicon that we cannot afford to power. Specialized multicore processors, however, can leverage the underutilized die area to overcome the initial power barrier, delivering significantly higher performance for the same bandwidth and power envelopes.</p>
Dark silicon, specialized computing, energy, power, scalability, multicore
Nikos Hardavellas, Michael Ferdman, Babak Falsafi, Anastasia Ailamaki, "Toward Dark Silicon in Servers", IEEE Micro, vol.31, no. 4, pp. 6-15, July/August 2011, doi:10.1109/MM.2011.77
1. Y. Watanabe, J.D. Davis, and D.A. Wood, "Widget: Wisconsin Decoupled Grid Execution Tiles," Proc. 37th Int'l Symp. Computer Architecture, IEEE CS Press, 2010, pp. 2-13.
2. E.S. Chung et al., "Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?" Proc. 43rd IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS Press, 2010, pp. 225-236.
3. H. Esmaeilzadeh et al., "Dark Silicon and the End of Multicore Scaling," Proc. 38th Int'l Symp. Computer Architecture, ACM Press, 2011.
4. A.S. Leon et al., "A Power-Efficient High-Throughput 32-Thread SPARC Processor," IEEE J. Solid-State Circuits, vol. 42, no. 1, 2007, pp. 7-16.
5. N. Hardavellas et al., "Database Servers on Chip Multiprocessors: Limitations and Opportunities," Proc. 3rd Biennial Conf. Innovative Data Systems Research, 2007, pp. 79-87; www.cidrdb.orgcidr2007.
6. R. Hameed et al., "Understanding Sources of Inefficiency in General-Purpose Chips," Proc. 37th Int'l Symp. Computer Architecture, IEEE CS Press, 2010, pp. 37-47.
7. N. Muralimanohar, R. Balasubramonian, and N. Jouppi, "Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0," Proc. 40th IEEE/ACM Int'l Symp. Microarchitecture, IEEE CS Press, 2007, pp. 3-14.
8. C. Kim, D. Burger, and S.W. Keckler, "An Adaptive, Non-uniform Cache Structure for Wire-Delay Dominated On-Chip Caches," ACM SIGPLAN Notices, vol. 37, no. 10, 2002, pp. 211-222.
9. J.D. Davis, J. Laudon, and K. Olukotun, "Maximizing CMP Throughput with Mediocre Cores," Proc. 13th Int'l Conf. Parallel Architectures and Compilation Techniques, IEEE CS Press, 2005, pp. 51-62.
10. N. Hardavellas, "Chip Multiprocessors for Server Workloads," doctoral dissertation, Dept. of Computer Science, Carnegie Mellon Univ., 2009.
11. N. Hardavellas et al., "Power Scaling: The Ultimate Obstacle to 1K-Core Chips," tech. report NWU-EECS-10-05, Northwestern Univ., 2010.
12. T.F. Wenisch et al., "SimFlex: Statistical Sampling of Computer System Simulation," IEEE Micro, vol. 26, no. 4, 2006, pp. 18-31.
13. G.H. Loh, "3D-Stacked Memory Architectures for Multi-core Processors," Proc. 35th Int'l Symp. Computer Architecture, IEEE CS Press, 2008, pp. 453-464.
14. T. Burd et al., "A Dynamic Voltage Scaled Microprocessor System," Proc. IEEE Int'l Solid-State Circuits Conf., IEEE CS Press, 2000, pp. 294-295.
15. S. Rodriguez and B. Jacob, "Energy/Power Breakdown of Pipelined Nanometer Caches (90nm/65nm/45nm/32nm)," Proc. Int'l Symp. Low-Power Electronics and Design, ACM Press, 2006, pp. 25-30.
16. H. Hua et al., "Performance Trend in Three-Dimensional Integrated Circuits," Proc. Int'l Interconnect Technology Conf., 2006, pp. 45-47.
17. N. Goulding-Hotta et al., "The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future," IEEE Micro, vol. 31, no. 2, 2011, pp. 86-95.
17 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool