The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2011 vol. 31)
ISSN: 0272-1732
pp: 109-118
Bogdan F. Romanescu , Duke University
Alvin R. Lebeck , Duke University
Daniel J. Sorin , Duke University
ABSTRACT
<p>Computer systems with virtual memory are susceptible to design bugs and runtime faults in their address translation systems. Detecting bugs and faults requires a clear specification of correct behavior. A new framework for address translation aware memory consistency models addresses this need.</p>
INDEX TERMS
Memory consistency, virtual memory, address translation, dynamic verification
CITATION

B. F. Romanescu, D. J. Sorin and A. R. Lebeck, "Address Translation Aware Memory Consistency," in IEEE Micro, vol. 31, no. , pp. 109-118, 2010.
doi:10.1109/MM.2010.99
84 ms
(Ver 3.3 (11022016))