The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2011 vol. 31)
ISSN: 0272-1732
pp: 99-108
Niti Madan , IBM Thomas J. Watson Research Center
Li Zhao , Intel
Mike Upton , Intel
Ravi Iyer , Intel
Yan Solihin , North Carolina State University
Rajeev Balasubramonian , University of Utah
<p>Integrating large DRAM caches is a promising way to address the memory bandwidth wall issue in the many-core era. However, organizing and implementing a large DRAM cache imposes a trade-off between tag space overhead and memory bandwidth consumption. CHOP (Caching Hot Pages) addresses this trade-off through three filter-based DRAM-caching techniques.</p>
CHOP, hot pages, cache memories, filter cache, DRAM, emerging technologies, memory hierarchy, hardware

M. Upton et al., "CHOP: Integrating DRAM Caches for CMP Server Platforms," in IEEE Micro, vol. 31, no. , pp. 99-108, 2010.
86 ms
(Ver 3.3 (11022016))