The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2011 vol. 31)
ISSN: 0272-1732
pp: 99-108
Mike Upton , Intel
Li Zhao , Intel
Rajeev Balasubramonian , University of Utah
Ravi Iyer , Intel
Yan Solihin , North Carolina State University
Niti Madan , IBM Thomas J. Watson Research Center
<p>Integrating large DRAM caches is a promising way to address the memory bandwidth wall issue in the many-core era. However, organizing and implementing a large DRAM cache imposes a trade-off between tag space overhead and memory bandwidth consumption. CHOP (Caching Hot Pages) addresses this trade-off through three filter-based DRAM-caching techniques.</p>
CHOP, hot pages, cache memories, filter cache, DRAM, emerging technologies, memory hierarchy, hardware
Mike Upton, Xiaowei Jiang, Li Zhao, Rajeev Balasubramonian, Ravi Iyer, Yan Solihin, Donald Newell, Niti Madan, Srihari Makineni, "CHOP: Integrating DRAM Caches for CMP Server Platforms", IEEE Micro, vol. 31, no. , pp. 99-108, January/February 2011, doi:10.1109/MM.2010.100
93 ms
(Ver 3.3 (11022016))