The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2011 vol. 31)
ISSN: 0272-1732
pp: 20-28
Gu-Yeon Wei , Harvard University
David Brooks , Harvard University
Simone Campanoni , Harvard University
Svilen Kanev , Harvard University
Michael D. Smith , Harvard University
Wonyoung Kim , Harvard University
Vijay Janapa Reddi , Harvard University
ABSTRACT
<p>Voltage variations are a major challenge in processor design. Here, researchers characterize the voltage noise characteristics of programs as they run to completion on a production Core 2 Duo processor. Furthermore, they characterize the implications of resilient architecture design for voltage variation in future systems.</p>
INDEX TERMS
Software thread scheduling, processor design, dI/dt, voltage margins, inductive noise
CITATION
Gu-Yeon Wei, David Brooks, Simone Campanoni, Svilen Kanev, Michael D. Smith, Wonyoung Kim, Vijay Janapa Reddi, "Voltage Noise in Production Processors", IEEE Micro, vol. 31, no. , pp. 20-28, January/February 2011, doi:10.1109/MM.2010.104
101 ms
(Ver )