Issue No. 06 - November/December (2010 vol. 30)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2010.95
Frederick Ryckbosch , Ghent University, Gent
Stijn Polfliet , Ghent University, Gent
Lieven Eeckhout , Ghent University, Gent
<p>This article presents a fast and accurate interval-based CPU timing model that is easily implemented and integrated in the COTSon full-system simulation infrastructure. Validation against real x86 hardware demonstrates the timing model's accuracy. The end result is a software simulator that faithfully simulates x86 hardware at a speed in the tens of MIPS range.</p>
architectural simulation, modeling, validation
L. Eeckhout, S. Polfliet and F. Ryckbosch, "Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware," in IEEE Micro, vol. 30, no. , pp. 46-56, 2010.