The Community for Technology Leaders
Green Image
Issue No. 06 - November/December (2010 vol. 30)
ISSN: 0272-1732
pp: 9-24
Ofer Shacham , Stanford University
Omid Azizi , Stanford University
Megan Wachs , Stanford University
Wajahat Qadeer , Stanford University
Zain Asgar , Stanford University
Kyle Keley , Stanford University
John P. Stevenson , Stanford University
Stephen Richardson , Stanford University
Mark Horowitz , Stanford University
Benjamin Lee , Duke University
Alex Solomatnikov , Hicamp Systems
Amin Firoozshahian , Hicamp Systems
<p>Because of technology scaling, power dissipation is today's major performance limiter. Moreover, the traditional way to achieve power efficiency, application-specific designs, is prohibitively expensive. These power and cost issues necessitate rethinking digital design. To reduce design costs, we need to stop building chip instances, and start making chip generators instead. Domain-specific chip generators are templates that codify designer knowledge and design trade-offs to create different application-optimized chips.</p>
Moore's Law, Dennard scaling, CMOS, ASIC, system on chip, chip multiprocessor, power efficiency, hardware generation, chip generator, hardware optimization, design methodology, RTL verification, H.264

W. Qadeer et al., "Rethinking Digital Design: Why Design Must Change," in IEEE Micro, vol. 30, no. , pp. 9-24, 2010.
88 ms
(Ver 3.3 (11022016))