The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2010 vol. 30)
ISSN: 0272-1732
pp: 16-29
Alex Ramirez , Barcelona Supercomputing Center
Felipe Cabarcas , Barcelona Supercomputing Center
Ben Juurlink , Technische Universitat Berlin
Mauricio Alvarez Mesa , Universitat Politecnica de Catalunya
Friman Sanchez , Universitat Politecnica de Catalunya
Arnaldo Azevedo , Delft University of Technology
Cor Meenderinck , Delft University of Technology
Catalin Ciobanu , Delft University of Technology
Sebastian Isaza , Delft University of Technology
Georgi Gaydadjiev , Delft University of Technology
<p>The SARC architecture is composed of multiple processor types and a set of user-managed direct memory access (DMA) engines that let the runtime scheduler overlap data transfer and computation. The runtime system automatically allocates tasks on the heterogeneous cores and schedules the data transfers through the DMA engines. SARC's programming model supports various highly parallel applications, with matching support from specialized accelerator processors.</p>
multicore, heterogeneous architecture, accelerator, programming model

C. Ciobanu et al., "The SARC Architecture," in IEEE Micro, vol. 30, no. , pp. 16-29, 2010.
88 ms
(Ver 3.3 (11022016))