The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2010 vol. 30)
ISSN: 0272-1732
pp: 29-39
Daniel R. Johnson , University of Illinois at Urbana-Champaign
Sanjay J. Patel , University of Illinois at Urbana-Champaign
Steven S. Lumetta , University of Illinois at Urbana-Champaign
John H. Kelm , University of Illinois at Urbana-Champaign
ABSTRACT
<p>This article presents a memory model for parallel compute accelerators with task-based programming models that uses a software protocol, working in collaboration with hardware caches, to maintain a coherent, single address space view of memory without requiring hardware cache coherence. The memory model supports visual computing applications, which are becoming an important class of workloads capable of exploiting 1,000-core processors.</p>
INDEX TERMS
accelerator, memory model, parallel architecture, software coherence
CITATION
Daniel R. Johnson, Matthew I. Frank, Sanjay J. Patel, Steven S. Lumetta, John H. Kelm, "A Task-Centric Memory Model for Scalable Accelerator Architectures", IEEE Micro, vol. 30, no. , pp. 29-39, January/February 2010, doi:10.1109/MM.2010.6
187 ms
(Ver 3.3 (11022016))