The Community for Technology Leaders
Green Image
Issue No. 06 - November/December (2009 vol. 29)
ISSN: 0272-1732
pp: 44-57
Yuichi Hori , Keio University
Yuya Hanai , Keio University
Jun Nishimura , Keio University
Tadahiro Kuroda , Keio University
ABSTRACT
<p>This article presents the multiobject parallel recognition architecture of a versatile recognition processor (VRP) that detects and recognizes objects from images, videos, sounds, and acceleration signals. It offers eight times better power efficiency than conventional object recognition processors, making it ideal for mobile application platforms and wireless sensor network systems.</p>
INDEX TERMS
recognition, wireless sensor network, Haar-like feature, AdaBoost, real time, low power
CITATION
Yuichi Hori, Yuya Hanai, Jun Nishimura, Tadahiro Kuroda, "Architecture Design of Versatile Recognition Processor for Sensornet Applications", IEEE Micro, vol. 29, no. , pp. 44-57, November/December 2009, doi:10.1109/MM.2009.93
81 ms
(Ver 3.3 (11022016))