The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2009 vol. 29)
ISSN: 0272-1732
pp: 46-55
Hsiang-Ning Liu , National Central University, Taiwan
Yu-Jen Huang , National Central University, Taiwan
Jin-Fu Li , National Central University, Taiwan
<p>Using a packet-based built-in self test for RAM cores in mesh-based networks on chip (NoC) can reduce the BIST circuit's area cost. The proposed scheme reuses the NoC to transport test patterns to RAM such that routing doesn't limit the number of RAM cores tested. The scheme also achieves higher test parallelism than a typical parallel BIST by interleaving the read/write test operations.</p>
network-on-chip, multicore, random access memory, march test, BIST, testing.

H. Liu, J. Li and Y. Huang, "Memory Built-in Self Test in Multicore Chips with Mesh-Based Networks," in IEEE Micro, vol. 29, no. , pp. 46-55, 2009.
83 ms
(Ver 3.3 (11022016))