The Community for Technology Leaders
Green Image
Issue No. 04 - July/August (2009 vol. 29)
ISSN: 0272-1732
pp: 36-47
John Feehrer , Sun Microsystems
Paul Rotker , Sun Microsystems
Milton Shih , Sun Microsystems
Paul Gingras , Sun Microsystems
Peter Yakutis , Sun Microsystems
Stephen Phillips , Sun Microsystems
John Heath , University of Southern Maine
<p>CoHub, a coherency hub ASIC, provides a cost-effective way to extend a glueless two-node chip-multithreading system to a four-node system without changes to the processor. The four-node, 256-thread system achieves near-linear scaling of performance with thread count on transaction-processing workloads. Time-to-market pressure, 800-MHz operation, and a six-stage pipeline were among the constraints that shaped CoHub's design.</p>
chip multithreading, UltraSparc, cache coherency, multiprocessor interconnect, SpecCPU2006, SPEC, AppServer2004, hardware

P. Rotker et al., "Coherency Hub Design for Multisocket Sun Servers with CoolThreads Technology," in IEEE Micro, vol. 29, no. , pp. 36-47, 2009.
84 ms
(Ver 3.3 (11022016))