The Community for Technology Leaders
Green Image
Issue No. 02 - March/April (2008 vol. 28)
ISSN: 0272-1732
pp: 30-38
Scott Swaney , IBM Systems & Technology Group
Michael Mack , IBM Systems & Technology Group
Kevin Reick , IBM Systems & Technology Group
Michael Floyd , IBM Systems & Technology Group
Pia N. Sanda , IBM Systems & Technology Group
Jeffrey W. Kellington , IBM Systems & Technology Group
Daniel Henderson , IBM Systems & Technology Group
ABSTRACT
The IBM Power6 microprocessor extends the capabilities of the Power5, dramatically increasing its ability to recover from hard and soft errors without increasing system downtime. The Power6 adds new mainframe-like features for enhanced reliability, availability, and serviceability, including instruction retry and processor failover. Optimized for performance and power, the Power6 implements these RAS enhancements without compromising ultrahigh-frequency operation.
INDEX TERMS
Hot Chips 19, RAS, fault tolerance, fault isolation, reliability, instruction retry
CITATION
Scott Swaney, Michael Mack, Kevin Reick, Michael Floyd, Pia N. Sanda, Jeffrey W. Kellington, Daniel Henderson, "Fault-Tolerant Design of the IBM Power6 Microprocessor", IEEE Micro, vol. 28, no. , pp. 30-38, March/April 2008, doi:10.1109/MM.2008.22
174 ms
(Ver 3.3 (11022016))