Issue No. 01 - January/February (2008 vol. 28)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2008.2
Naveen Muralimanohar , University of Utah
Rajeev Balasubramonian , University of Utah
Norman P. Jouppi , Hewlett-Packard Laboratories
Interconnects play an increasingly important role in determining the power and performance characteristics of modern processors. An enhanced version of the popular CACTI tool primarily focuses on interconnect design for large scalable caches. The new version can help evaluate novel interconnection networks for cache access and accurately estimate the delay, power, and area of large caches with uniform and nonuniform access times.
on-chip interconnects, CACTI 6.0, cache design
N. Muralimanohar, R. Balasubramonian and N. P. Jouppi, "Architecting Efficient Interconnects for Large Caches with CACTI 6.0," in IEEE Micro, vol. 28, no. , pp. 69-79, 2008.