The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2008 vol. 28)
ISSN: 0272-1732
pp: 32-41
Jayaram Bobba , University of Wisconsin—Madison
Kevin E. Moore , Sun Microsystems
Haris Volos , University of Wisconsin—Madison
Luke Yen , University of Wisconsin—Madison
Mark D. Hill , University of Wisconsin—Madison
Michael M. Swift , University of Wisconsin—Madison
David A. Wood , University of Wisconsin—Madison
Transactional memory is a promising approach to ease parallel programming. Hardware transactional memory system designs reflect choices along three key design dimensions: conflict detection, version management, and conflict resolution. The authors identify a set of performance pathologies that could degrade performance in proposed HTM designs. Improving conflict resolution could eliminate these pathologies so designers can build robust HTM systems.
transactional memory, pathology, hardware transactional memory, conflict resolution, version management, conflict detection

K. E. Moore et al., "Performance Pathologies in Hardware Transactional Memory," in IEEE Micro, vol. 28, no. , pp. 32-41, 2008.
90 ms
(Ver 3.3 (11022016))