Issue No. 05 - September/October (2007 vol. 27)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2007.91
John D. Owens , University of California, Davis
William J. Dally , Stanford University
Ron Ho , Sun Microsystems
D.N. (Jay) Jayasimha , Intel Corporation
Stephen W. Keckler , University of Texas at Austin
Li-Shiuan Peh , Princeton University
On-chip interconnection networks are rapidly becoming a key enabling technology for commodity multicore processors and SoCs common in consumer embedded systems. Last year, the National Science Foundation initiated a workshop that addressed upcoming research issues in OCIN technology, design, and implementation and set a direction for researchers in the field.
on-chip interconnection networks, network on chip, system on chip, embedded systems, multicore architectures
L. Peh, W. J. Dally, J. D. Owens, S. W. Keckler, D. (. Jayasimha and R. Ho, "Research Challenges for On-Chip Interconnection Networks," in IEEE Micro, vol. 27, no. , pp. 96-108, 2007.