The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2007 vol. 27)
ISSN: 0272-1732
pp: 96-108
Li-Shiuan Peh , Princeton University
William J. Dally , Stanford University
John D. Owens , University of California, Davis
Stephen W. Keckler , University of Texas at Austin
D.N. (Jay) Jayasimha , Intel Corporation
Ron Ho , Sun Microsystems
On-chip interconnection networks are rapidly becoming a key enabling technology for commodity multicore processors and SoCs common in consumer embedded systems. Last year, the National Science Foundation initiated a workshop that addressed upcoming research issues in OCIN technology, design, and implementation and set a direction for researchers in the field.
on-chip interconnection networks, network on chip, system on chip, embedded systems, multicore architectures
Li-Shiuan Peh, William J. Dally, John D. Owens, Stephen W. Keckler, D.N. (Jay) Jayasimha, Ron Ho, "Research Challenges for On-Chip Interconnection Networks", IEEE Micro, vol. 27, no. , pp. 96-108, September/October 2007, doi:10.1109/MM.2007.91
90 ms
(Ver 3.3 (11022016))