The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2007 vol. 27)
ISSN: 0272-1732
pp: 15-31
Liewei Bao , Tilera
Bruce Edwards , Tilera
Carl Ramey , Tilera
Anant Agarwal , Tilera
iMesh, the Tile Processor Architecture's on-chip interconnection network, connects the multicore processor's tiles with five 2D mesh networks, each specialized for a different use. Taking advantage of the five networks, the c-based iLib interconnection library efficiently maps program communication across the on-chip interconnect. The Tile Processor's first implementation, the TILE64, contains 64 cores and can execute 192 billion 32-bit operations per second at 1 GHz.
MIMD processors, on-chip interconnection networks, multicore architectures, mesh networks, parallel architectures
David Wentzlaff, Patrick Griffin, Henry Hoffmann, Liewei Bao, Bruce Edwards, Carl Ramey, Matthew Mattina, Chyi-Chang Miao, John F. Brown III, Anant Agarwal, "On-Chip Interconnection Architecture of the Tile Processor", IEEE Micro, vol. 27, no. , pp. 15-31, September/October 2007, doi:10.1109/MM.2007.89
83 ms
(Ver 3.3 (11022016))