Issue No. 06 - November/December (2006 vol. 26)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2006.123
Rajeev Balasubramonian , University of Utah
Naveen Muralimanohar , University of Utah
Karthik Ramani , University of Utah
Liqun Cheng , University of Utah
John B. Carter , University of Utah
In future microprocessors, communication will emerge as the major bottleneck. The authors advocate composing future interconnects of some wires that minimize latency, some that maximize bandwidth, and some that minimize power. A microarchitecture aware of these wire characteristics can steer on-chip data transfers to the most appropriate wires, thus improving performance and saving energy.
interconnections, advanced technologies, energy-aware systems, interconnection architectures, interprocessor communications, multiprocessor systems
J. B. Carter, R. Balasubramonian, N. Muralimanohar, L. Cheng and K. Ramani, "Leveraging Wire Properties at the Microarchitecture Level," in IEEE Micro, vol. 26, no. , pp. 40-52, 2006.