Issue No. 03 - May/June (2006 vol. 26)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MM.2006.65
Ron Brightwell , Sandia National Laboratories
Kevin T. Pedretti , Sandia National Laboratories
Keith D. Underwood , Sandia National Laboratories
Trammell Hudson , OS Research
The SeaStar, a new ASIC from Cray, is a full system-on-chip design that integrates high-speed serial links, a 3D router, and traditional network interface functionality, including an embedded processor in a single chip.
Cray SeaStar, inteconnect, system-on-chip
T. Hudson, R. Brightwell, K. T. Pedretti and K. D. Underwood, "SeaStar Interconnect: Balanced Bandwidth for Scalable Performance," in IEEE Micro, vol. 26, no. , pp. 41-57, 2006.