The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2006 vol. 26)
ISSN: 0272-1732
pp: 30-39
Ravi Rajwar , Intel Corp.
Konrad Lai , Intel Corp.
Haitham Akkary , Intel Corp.
Amit Gandhi , Intel Corp.
New load and store processing algorithms let memory-latency-tolerant architectures sustain thousands of in-flight instructions without scaling cycle-critical fully-associative load and store queues. These algorithms rely on redoing some stores after fetching cache miss data from memory (to fix memory dependences). Doing so provides better power and area characteristics than constantly enforcing memory dependences among a several loads and stores, many of which have unknown addresses.
Latency-tolerant processors, load and store, CAM
Ravi Rajwar, Konrad Lai, Srikanth T. Srinivasan, Haitham Akkary, Amit Gandhi, "Scalable Load and Store Processing in Latency-Tolerant Processors", IEEE Micro, vol. 26, no. , pp. 30-39, January/February 2006, doi:10.1109/MM.2006.21
103 ms
(Ver 3.3 (11022016))