The Community for Technology Leaders
Green Image
Issue No. 01 - January/February (2006 vol. 26)
ISSN: 0272-1732
pp: 10-20
Onur Mutlu , University of Texas at Austin
Hyesoon Kim , University of Texas at Austin
Yale N. Patt , University of Texas at Austin
ABSTRACT
Several simple techniques can make runahead execution more efficient by reducing the number of instructions executed and thereby reducing the additional energy consumption typically associated with runahead execution.
INDEX TERMS
Runahead execution, memory latency tolerance, processors
CITATION

Y. N. Patt, H. Kim and O. Mutlu, "Efficient Runahead Execution: Power-Efficient Memory Latency Tolerance," in IEEE Micro, vol. 26, no. , pp. 10-20, 2006.
doi:10.1109/MM.2006.10
87 ms
(Ver 3.3 (11022016))