The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2005 vol. 25)
ISSN: 0272-1732
pp: 30-38
Toru Asano , IBM Engineering and Technology Services
Atsushi Kawasumi , Toshiba Semiconductor Company
Joel Silberman , IBM T.J. Watson Research Center
Michael White , IBM Systems and Technology Group
Takaaki Nakazato , Toshiba Semiconductor Company
Scott Cottier , IBM T.J. Watson Research Center
Hiroshi Yoshihara , Sony Computer Entertainment of America
Sang H. Dhong , IBM Systems and Technology Group
Osamu Takahashi , IBM Systems and Technology Group
The Synergistic Processor Element is a new architecture oriented for multimedia and streaming processing. In this architecture, the memory is not a cache but a private or scratch pad memory. Such a memory is simple and needs to be high-frequency and large space in low-power. This design uses an 11 fan-out of four (11F04), six-cycle, fully pipelined, embedded 256-Kbyte SRAM for this purpose. The design's memory is not one hard macro, but a group of custom macros physically distributed to optimize the pipeline.
11 fan-out of four, 11FO4, Cell processor, Synergistic Processor Element, multimedia processing, streaming processing, private memory, scratch pad memory
Toru Asano, Atsushi Kawasumi, Joel Silberman, Michael White, Takaaki Nakazato, Scott Cottier, Hiroshi Yoshihara, Sang H. Dhong, Osamu Takahashi, "Low-Power Design Approach of 11FO4 256-Kbyte Embedded SRAM for the Synergistic Processor Element of a Cell Processor", IEEE Micro, vol. 25, no. , pp. 30-38, September/October 2005, doi:10.1109/MM.2005.94
641 ms
(Ver 3.1 (10032016))