The Community for Technology Leaders
Green Image
Issue No. 05 - September/October (2005 vol. 25)
ISSN: 0272-1732
pp: 10-18
Scott Cottier , IBM T.J. Watson Research Center
Brian Flachs , IBM T.J. Watson Research Center
Joel Silberman , IBM T.J. Watson Research Center
Sang H. Dhong , IBM T.J. Watson Research Center
Osamu Takahashi , IBM Systems and Technology Group
The authors describe the low-power design of the synergistic processor element (SPE) of CELL processor developed by SONY, Toshiba and IBM. CMOS static gates implement most of the logic, and dynamic circuits are used in critical areas. Tight coupling of the instruction set architecture, microarchitecture, and physical implementation achieves a compact, power-efficient design.
Synergistic processor element, SPE, Cell Processor, CMOS, power-conscious design, low power
Scott Cottier, Brian Flachs, Joel Silberman, Sang H. Dhong, Osamu Takahashi, "Power-Conscious Design of the Cell Processor's Synergistic Processor Element", IEEE Micro, vol. 25, no. , pp. 10-18, September/October 2005, doi:10.1109/MM.2005.97
104 ms
(Ver 3.3 (11022016))