Issue No. 02 - March/April (2004 vol. 24)
Stefan Rusu , Intel Corp.
Harry Muljono , Intel Corp.
Brian Cherkauer , Intel Corp.
In designing the next generation of the Itanium 2 processor, Intel doubled the on-die, level-three cache to 6 Mbytes and increased frequency by 50 percent compared to the previous generation. Another goal was to keep the power dissipation of the new design within the same envelope as its predecessor.
S. Rusu, H. Muljono and B. Cherkauer, "Itanium 2 Processor 6M: Higher Frequency and Larger L3 Cache," in IEEE Micro, vol. 24, no. , pp. 10-18, 2004.