Issue No. 06 - November/December (2003 vol. 23)
Haitham Akkary , Portland State University
Ravi Rajwar , Intel Microarchitecture Research Lab
Srikanth T. Srinivasan , Intel Microarchitecture Research Lab
<p>Processors require a combination of large instruction windows and high clock frequency to achieve high performance. Traditional processors use reorder buffers, but these structures do not scale efficiently as window size increases. A new technique, checkpoint processing and recovery, offers an efficient means of increasing the instruction window size without requiring large, cycle-critical structures, and provides a promising microarchitecture for future high-performance processors.</p>
H. Akkary, R. Rajwar and S. T. Srinivasan, "Checkpoint Processing and Recovery: An Efficient, Scalable Alternative to Reorder Buffers," in IEEE Micro, vol. 23, no. , pp. 11-19, 2003.