<p>Integrating reusable cores from multiple sources is essential in system-on-a-chip design. The authors present a hierarchical methodology for testing these cores and the integrated system chip.</p>

Hsiao-Ping Lin, Hsin-Jung Huang, Chih-Pin Su, Jeng-Bin Chen, Shao-I Chen, Chuang Cheng, Cheng-Wen Wu, Chi-Yi Hwang, Jin-Fu Li, "A Hierarchical Test Methodology for Systems on Chip", IEEE Micro, vol. 22, no. , pp. 69-81, September/October 2002, doi:10.1109/MM.2002.1044301