The Community for Technology Leaders
Green Image
ABSTRACT
<p>A massively parallel reconfigurable processor speeds up logic operators performed in learning hardware. The approach uses combinatorial synthesis methods developed within the framework of the logic synthesis approach in digital-circuit-design automation.</p>
INDEX TERMS
CITATION
Marek Perkowski, David Foote, Qihong Chen, Anas Al-Rabadi, Lech Jozwiak, "Learning Hardware Using Multiple-Valued Logic, Part 2: Cube Calculus and Architecture", IEEE Micro, vol. 22, no. , pp. 52-61, May/June 2002, doi:10.1109/MM.2002.1013304
108 ms
(Ver 3.3 (11022016))