The Community for Technology Leaders
Green Image
<p>The authors propose a learning-hardware approach as a generalization of evolvable hardware. A massively parallel, reconfigurable processor speeds up logic operators performed in learning hardware. The approach uses combinatorial synthesis methods developed within the framework of the logic synthesis in digital-circuit-design automation. </p>
Marek Perkowski, David Foote, Qihong Chen, Anas Al-Rabadi, Lech Jozwiak, "Learning Hardware Using Multiple-Valued Logic, Part 1: Introduction and Approach", IEEE Micro, vol. 22, no. , pp. 41-51, May/June 2002, doi:10.1109/MM.2002.1013303
93 ms
(Ver 3.1 (10032016))