The Community for Technology Leaders
Green Image
ABSTRACT
Cached DRAM adds a small cache onto a DRAM chip to reduce average DRAM access latency. The authors compare cached DRAM with other advanced dram techniques for reducing memory access latency in instruction-level-parallelism processors.
INDEX TERMS
CITATION
Xiaodong Zhang, Zhichun Zhu, Zhao Zhang, "Cached DRAM for ILP Processor Memory Access Latency Reduction", IEEE Micro, vol. 21, no. , pp. 22-32, July/August 2001, doi:10.1109/40.946676
98 ms
(Ver )