The Community for Technology Leaders
Green Image
ABSTRACT
Cached DRAM adds a small cache onto a DRAM chip to reduce average DRAM access latency. The authors compare cached DRAM with other advanced dram techniques for reducing memory access latency in instruction-level-parallelism processors.
INDEX TERMS
CITATION

X. Zhang, Z. Zhu and Z. Zhang, "Cached DRAM for ILP Processor Memory Access Latency Reduction," in IEEE Micro, vol. 21, no. , pp. 22-32, 2001.
doi:10.1109/40.946676
91 ms
(Ver 3.3 (11022016))