Issue No. 05 - September/October (2000 vol. 20)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/40.877948
This article describes the microarchitecture of the Itanium(tm) processor, which is the first implementation of the IA-64 instruction set architecture. The processor is optimized to meet a wide range of requirements - high performance on Internet servers and workstations, support for 64bits of addressing, reliability for mission-critical applications, full IA-32 instruction set compatibility in hardware, and scalability across a range of operating systems and platforms
H. Sharangpani and K. Arora, "Itanium Processor Microarchitecture," in IEEE Micro, vol. 20, no. , pp. 24-43, 2000.